Patents by Inventor David T. Mayo
David T. Mayo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11953962Abstract: In one embodiment, a processor includes: a plurality of cores each comprising a multi-threaded core to concurrently execute a plurality of threads; and a control circuit to concurrently enable at least one of the plurality of cores to operate in a single-threaded mode and at least one other of the plurality of cores to operate in a multi-threaded mode. Other embodiments are described and claimed.Type: GrantFiled: December 22, 2022Date of Patent: April 9, 2024Assignee: Intel CorporationInventors: Daniel J. Ragland, Guy M. Therien, Ankush Varma, Eric J. DeHaemer, David T. Mayo, Ariel Gur, Yoav Ben-Raphael, Mark P. Seconi
-
Publication number: 20230131521Abstract: In one embodiment, a processor includes: a plurality of cores each comprising a multi-threaded core to concurrently execute a plurality of threads; and a control circuit to concurrently enable at least one of the plurality of cores to operate in a single-threaded mode and at least one other of the plurality of cores to operate in a multi-threaded mode. Other embodiments are described and claimed.Type: ApplicationFiled: December 22, 2022Publication date: April 27, 2023Inventors: Daniel J. Ragland, Guy M. Therien, Ankush Varma, Eric J. DeHaemer, David T. Mayo, Ariel Gur, Yoav Ben-Raphael, Mark P. Seconi
-
Patent number: 11579944Abstract: In one embodiment, a processor includes: a plurality of cores each comprising a multi-threaded core to concurrently execute a plurality of threads; and a control circuit to concurrently enable at least one of the plurality of cores to operate in a single-threaded mode and at least one other of the plurality of cores to operate in a multi-threaded mode. Other embodiments are described and claimed.Type: GrantFiled: November 14, 2018Date of Patent: February 14, 2023Assignee: Intel CorporationInventors: Daniel J. Ragland, Guy M. Therien, Ankush Varma, Eric J. DeHaemer, David T. Mayo, Ariel Gur, Yoav Ben-Raphael, Mark P. Seconi
-
Publication number: 20220078027Abstract: Techniques and apparatuses for issuance of license upgrades for hardware components in the field, as well as the hardware components, are described. In one embodiment, for example an apparatus may include processor circuitry and memory in communication with the processor circuitry, wherein the memory contains a configuration data block and license data block, the configuration data block being read from the memory via a licensing apparatus and the licensing data block being written to the memory by the licensing apparatus. The processor may include executable code to process the licensing data block to facilitate an upgrade of the capabilities of the processor circuitry.Type: ApplicationFiled: November 15, 2021Publication date: March 10, 2022Applicant: INTEL CORPORATIONInventors: SERGIU D. GHETIE, NEERAJ S. UPASANI, CHUKWUNENYE S. NNEBE, WON LEE, SHAILA R. MURTY, ARKADIUSZ BERENT, VASUKI CHILUKURI, DAVID T. MAYO, SCOTT P. BOBHOLZ, VINILA ROSE, WOJCIECH S. POWIERTOWSKI
-
Patent number: 11218322Abstract: Techniques and apparatuses for issuance of license upgrades for hardware components in the field, as well as the hardware components, are described. In one embodiment, for example an apparatus may include processor circuitry and memory in communication with the processor circuitry, wherein the memory contains a configuration data block and license data block, the configuration data block being read from the memory via a licensing apparatus and the licensing data block being written to the memory by the licensing apparatus. The processor may include executable code to process the licensing data block to facilitate an upgrade of the capabilities of the processor circuitry.Type: GrantFiled: September 28, 2017Date of Patent: January 4, 2022Assignee: INTEL CORPORATIONInventors: Sergiu D. Ghetie, Neeraj S. Upasani, Chukwunenye S. Nnebe, Won Lee, Shaila R. Murty, Arkadiusz Berent, Vasuki Chilukuri, David T. Mayo, Scott P. Bobholz, Vinila Rose, Wojciech S. Powiertowski
-
Publication number: 20210103662Abstract: Methods and apparatus for restricted deployment of targeted processor firmware updates. During a patch enabling per-work flow, service entitlement license information comprising one of more service entitlements is generated and provisioned on one or more computing platforms. A restricted deployment microcode (uCode) update release (aka uCode patch) targeted for platforms having CPUs and/or XPUs with certain part identifier is sent to the one or more platforms. Run-time software and/or firmware on the platforms are executed to access the provisioned service entitlement license information, which is used to authentic and verify the restricted deployment uCode update release using a service entitlement having a part identifier associated with the platform's CPU. In one solution, authentication is performed using a hash-matching scheme and verification is used to verify the platform is properly licensed to load uCode included in the restricted deployment microcode (uCode) update release into the CPU.Type: ApplicationFiled: December 18, 2020Publication date: April 8, 2021Inventors: Chinmay Ashok, Vasudevan Srinivasan, Atanas K. Iwanow, Martin G. Dixon, Scott J. Cape, Scott Bobholz, David T. Mayo, Vinila Rose, Lorie Wigle, Jason Kennedy
-
Publication number: 20190097810Abstract: Techniques and apparatuses for issuance of license upgrades for hardware components in the field, as well as the hardware components, are described. In one embodiment, for example an apparatus may include processor circuitry and memory in communication with the processor circuitry, wherein the memory contains a configuration data block and license data block, the configuration data block being read from the memory via a licensing apparatus and the licensing data block being written to the memory by the licensing apparatus. The processor may include executable code to process the licensing data block to facilitate an upgrade of the capabilities of the processor circuitry.Type: ApplicationFiled: September 28, 2017Publication date: March 28, 2019Applicant: INTEL CORPORATIONInventors: SERGIU D. GHETIE, NEERAJ S. UPASANI, CHUKWUNENYE S. NNEBE, WON LEE, SHAILA R. MURTY, ARKADIUSZ BERENT, VASUKI CHILUKURI, DAVID T. MAYO, SCOTT P. BOBHOLZ, VINILA ROSE, WOJCIECH S. POWIERTOWSKI
-
Publication number: 20190079806Abstract: In one embodiment, a processor includes: a plurality of cores each comprising a multi-threaded core to concurrently execute a plurality of threads; and a control circuit to concurrently enable at least one of the plurality of cores to operate in a single-threaded mode and at least one other of the plurality of cores to operate in a multi-threaded mode. Other embodiments are described and claimed.Type: ApplicationFiled: November 14, 2018Publication date: March 14, 2019Inventors: Daniel J. Ragland, Guy M. Therien, Ankush Varma, Eric J. DeHaemer, David T. Mayo, Ariel Gur, Yoav Ben-Raphael, Mark P. Seconi
-
Patent number: 7380174Abstract: Embodiments include writing a first data value to a validation variable through a fixed programming interface, where the validation variable includes multiple fields that correspond to multiple fields within a persistent variable. Contents of the validation variable are subsequently read through the fixed programming interface. When the validation variable contents include one or more differences from the first data value, one or more errors are identified.Type: GrantFiled: September 28, 2004Date of Patent: May 27, 2008Assignee: Hewlett-Packard Development Company, L.P.Inventors: David T. Mayo, Bradley G. Culter, Dennis Mazur
-
Patent number: 7099978Abstract: A method and system for completing pending I/O device reads by periodically stalling the issuance of I/O device accesses by a program in a multiple-processor computer system.Type: GrantFiled: September 15, 2003Date of Patent: August 29, 2006Assignee: Hewlett-Packard Development Company, LP.Inventors: Samuel H. Duncan, Andrej Kocev, David T. Mayo
-
Patent number: 6920516Abstract: An anti-starvation interrupt protocol for use in avoiding livelock in a multiprocessor computer system is provided. At least one processor is configured to include first and second control status registers (CSRs). The first CSR buffers information, such as interrupts, received by the processor, while the second CSR keeps track of the priority level of the interrupts. When an interrupt controller receives an interrupt, it issues a write transaction to the first CSR at the processor. If the first CSR has room to accept the write transaction, the processor returns an acknowledgement, whereas if the first CSR is already full, the processor returns a no acknowledgment. In response to a no acknowledgment, the interrupt controller increments an interrupt starvation counter, and checks to see whether the counter exceeds a threshold. If not, the interrupt controller waits a preset time and reposts the write transaction.Type: GrantFiled: August 31, 2001Date of Patent: July 19, 2005Assignee: Hewlett-Packard Development Company, L.P.Inventors: David W. Hartwell, Samuel H. Duncan, David T. Mayo, David J. Golden
-
Publication number: 20020042856Abstract: An anti-starvation interrupt protocol for use in avoiding livelock in a multiprocessor computer system is provided. At least one processor is configured to include first and second control status registers (CSRs). The first CSR buffers information, such as interrupts, received by the processor, while the second CSR keeps track of the priority level of the interrupts. When an interrupt controller receives an interrupt, it issues a write transaction to the first CSR at the processor. If the first CSR has room to accept the write transaction, the processor returns an acknowledgement, whereas if the first CSR is already full, the processor returns a no acknowledgment. In response to a no acknowledgment, the interrupt controller increments an interrupt starvation counter, and checks to see whether the counter exceeds a threshold. If not, the interrupt controller waits a preset time and reposts the write transaction.Type: ApplicationFiled: August 31, 2001Publication date: April 11, 2002Inventors: David W. Hartwell, Samuel H. Duncan, David T. Mayo, David J. Golden
-
Patent number: 5652861Abstract: A memory system for a digital computer has first and second memory modules having differing numbers of independently-accessible banks and unlike capacities. The digital computer also has an addressing arrangement that employs horizontal stacking for interleaving together the banks of both the first and second memory modules, such that the first memory module is interleaved to a first level and the second memory module to a second, different level. The invention also embraces a method of interleaving the memory system employing horizontal stacking. In usual applications, horizontal stacking permits the memory system to be interleaved to a higher level than that achieved by conventional vertical stacking schemes.Type: GrantFiled: July 26, 1996Date of Patent: July 29, 1997Assignee: Digital Equipment CorporationInventors: David T. Mayo, David W. Hartwell, Hansel A. Collins