Patents by Inventor David Y. Kao
David Y. Kao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230145114Abstract: Methods, systems, and devices for memory address management techniques are described. A host system may transmit a write command to store data at a memory system without transmitting an address, such as a logical address, to the memory system. In some examples, the memory system may generate a physical address for the data using one or more pointers indicating starting addresses of available locations of the memory system. The memory system may transmit an indication of the generated address, such as the physical address, a corresponding logical address, or an indication of a selected pointer. In some cases, generating the address and storing the data may at least partially overlap in time.Type: ApplicationFiled: November 9, 2021Publication date: May 11, 2023Inventor: David Y. Kao
-
Patent number: 7259442Abstract: A selectively doped trench isolation device is provided. The trench isolation device of the preferred embodiment includes a semiconductor substrate having a trench. A thin field oxide layer is grown on the side walls of the trench, and the trench is filled with a heavily doped polysilicon. The work function difference between the substrate and the heavily doped polysilicon increases the field threshold voltage of the gated trench isolation device so that smaller isolation structures can be formed between adjacent active devices in higher density integrated circuits.Type: GrantFiled: August 17, 2004Date of Patent: August 21, 2007Assignee: Micron Technology, Inc.Inventors: David Y. Kao, Rongsheng Yang
-
Patent number: 7151659Abstract: In a semiconductor device, a capacitor is provided which has a gap in at least one of its plates. The gap is small enough so that fringe capacitance between the sides of this gap and the opposing plate at least compensates, if not overcompensates, for the missing conductive material that would otherwise fill the gap and add to parallel capacitance. As a result, the capacitance of a storage device can be increased without taking up more die area. Alternatively, the size of a capacitor can be reduced with no decrease in capacitance. Various gap configurations and methods for providing them are also within the scope of the current invention.Type: GrantFiled: January 18, 2005Date of Patent: December 19, 2006Assignee: Micron Technology, Inc.Inventors: David Y. Kao, James Peacher
-
Patent number: 6958901Abstract: In a semiconductor device, a capacitor is provided which has a gap in at least one of its plates. The gap is small enough so that fringe capacitance between the sides of this gap and the opposing plate at least compensates, if not overcompensates, for the missing conductive material that would otherwise fill the gap and add to parallel capacitance. As a result, the capacitance of a storage device can be increased without taking up more die area. Alternatively, the size of a capacitor can be reduced with no decrease in capacitance. Various gap configurations and methods for providing them are also within the scope of the current invention.Type: GrantFiled: May 25, 2004Date of Patent: October 25, 2005Assignee: Micron Technology, Inc.Inventors: David Y. Kao, James Peacher
-
Publication number: 20040264104Abstract: In a semiconductor device, a capacitor is provided which has a gap in at least one of its plates. The gap is small enough so that fringe capacitance between the sides of this gap and the opposing plate at least compensates, if not overcompensates, for the missing conductive material that would otherwise fill the gap and add to parallel capacitance. As a result, the capacitance of a storage device can be increased without taking up more die area. Alternatively, the size of a capacitor can be reduced with no decrease in capacitance. Various gap configurations and methods for providing them are also within the scope of the current invention.Type: ApplicationFiled: May 25, 2004Publication date: December 30, 2004Inventors: David Y. Kao, James Peacher
-
Patent number: 6781212Abstract: A selectively doped trench isolation device is provided. The trench isolation device of the preferred embodiment includes a semiconductor substrate having a trench. A thin field oxide layer is grown on the side walls of the trench, and the trench is filled with a heavily doped polysilicon. The work function difference between the substrate and the heavily doped polysilicon increases the field threshold voltage of the gated trench isolation device so that smaller isolation structures can be formed between adjacent active devices in higher density integrated circuits.Type: GrantFiled: August 31, 1998Date of Patent: August 24, 2004Assignee: Micron Technology, IncInventors: David Y. Kao, Rongsheng Yang
-
Patent number: 6774421Abstract: In a semiconductor device, a capacitor is provided which has a gap in at least one of its plates. The gap is small enough so that fringe capacitance between the sides of this gap and the opposing plate at least compensates, if not overcompensates, for the missing conductive material that would otherwise fill the gap and add to parallel capacitance. As a result, the capacitance of a storage device can be increased without taking up more die area. Alternatively, the size of a capacitor can be reduced with no decrease in capacitance. Various gap configurations and methods for providing them are also within the scope of the current invention.Type: GrantFiled: November 1, 2002Date of Patent: August 10, 2004Assignee: Micron Technology, Inc.Inventors: David Y. Kao, James Peacher
-
Patent number: 6713348Abstract: A method used during the formation of a semiconductor device comprises the steps of forming a polycrystalline silicon layer over a semiconductor substrate assembly and forming a silicon nitride layer over the polycrystalline silicon layer. A silicon dioxide layer is formed over the silicon nitride layer and the silicon dioxide and silicon nitride layers are patterned using a patterned mask having a width, thereby forming sidewalls in the two layers. The nitride and oxide layers are subjected to an oxygen plasma which treats the sidewalls and leaves a portion of the silicon nitride layer between the sidewalls untreated. The silicon dioxide and the untreated portion of the silicon nitride layer are removed thereby resulting in pillars of treated silicon nitride. Finally, the polycrystalline silicon is etched using the pillars as a mask. The patterned polycrystalline silicon layer thereby comprises features having widths narrower than the width of the original mask.Type: GrantFiled: November 12, 2002Date of Patent: March 30, 2004Assignee: Micron Technology, Inc.Inventors: David Y. Kao, Li Li
-
Publication number: 20030170964Abstract: An improved LOCOS method for forming a patterned silicon dioxide field region on a substrate assembly by implanting silicon ions into a silicon substrate. The implanted silicon ions partially randomize the lattice structure of the monocrystalline silicon in the silicon substrate and increase the availability of silicon to ambient oxygen, thus increasing the rate of oxidation of the silicon substrate. The implantation of the silicon substrate with silicon ions makes oxidation faster and reduces the formation of bird's beak structures, as compared to an unimplanted silicon substrate. The method may also incorporate a nitride spacer formed at a periphery of an opening in the silicon nitride hard mask. The nitride spacer decreases straggle and the dimension of the resultant silicon dioxide field region, such that the dimensions thereof are below photolithography resolution limits.Type: ApplicationFiled: March 10, 2003Publication date: September 11, 2003Applicant: Micron Technology, Inc.Inventors: David Y. Kao, Fernando Gonzalez
-
Patent number: 6602750Abstract: A floating gate memory device comprises a first conductive floating gate layer which is horizontally oriented and a second conductive floating gate layer which is predominantly vertically oriented. The second layer contacts the first layer to make electrical contact therewith and also defines a recess. A control gate is formed within the recess. Having the control gate formed in the floating gate layer recess increases the capacitive coupling between the floating and control gates thereby improving the electrical properties of the cell and allowing for a reduction in cell size while maintaining the coupling coefficient.Type: GrantFiled: November 27, 2001Date of Patent: August 5, 2003Assignee: Micron Technology, Inc.Inventor: David Y. Kao
-
Publication number: 20030075751Abstract: In a semiconductor device, a capacitor is provided which has a gap in at least one of its plates. The gap is small enough so that fringe capacitance between the sides of this gap and the opposing plate at least compensates, if not overcompensates, for the missing conductive material that would otherwise fill the gap and add to parallel capacitance. As a result, the capacitance of a storage device can be increased without taking up more die area. Alternatively, the size of a capacitor can be reduced with no decrease in capacitance. Various gap configurations and methods for providing them are also within the scope of the current invention.Type: ApplicationFiled: November 1, 2002Publication date: April 24, 2003Inventors: David Y. Kao, James Beacher
-
Publication number: 20030077907Abstract: A method used during the formation of a semiconductor device comprises the steps of forming a polycrystalline silicon layer over a semiconductor substrate assembly and forming a silicon nitride layer over the polycrystalline silicon layer. A silicon dioxide layer is formed over the silicon nitride layer and the silicon dioxide and silicon nitride layers are patterned using a patterned mask having a width, thereby forming sidewalls in the two layers. The nitride and oxide layers are subjected to an oxygen plasma which treats the sidewalls and leaves a portion of the silicon nitride layer between the sidewalls untreated. The silicon dioxide and the untreated portion of the silicon nitride layer are removed thereby resulting in pillars of treated silicon nitride. Finally, the polycrystalline silicon is etched using the pillars as a mask. The patterned polycrystalline silicon layer thereby comprises features having widths narrower than the width of the original mask.Type: ApplicationFiled: November 12, 2002Publication date: April 24, 2003Inventors: David Y. Kao, Li Li
-
Patent number: 6504211Abstract: A MOS gate and associated source/drain region structure providing three junction diodes between a source/drain contact area and the substrate, instead of the typical total of one, resulting in improved isolation of a source/drain contact area and a storage node which may be formed thereat. For fabricate the structure, a source/drain region is formed in a substrate having a space charge in the bulk or major part thereof, the source/drain region including: a first region having a space charge with a charge opposite that of a space charge in the major part of the substrate; a second region separated from the major part of the substrate by the first region and having a space charge with a charge opposite that of the space charge of the first region; and a third region separated from the first region and the major part of the substrate by the second region and having a space charge with a charge opposite that of the space charge of the second region.Type: GrantFiled: April 1, 1998Date of Patent: January 7, 2003Assignee: Micron Technology, Inc.Inventors: Fernando Gonzalez, David Y. Kao
-
Patent number: 6498363Abstract: In a semiconductor device, a capacitor is provided which has a gap in at least one of its plates. The gap is small enough so that fringe capacitance between the sides of this gap and the opposing plate at least compensates, if not overcompensates, for the missing conductive material that would otherwise fill the gap and add to parallel capacitance. As a result, the capacitance of a storage device can be increased without taking up more die area. Alternatively, the size of a capacitor can be reduced with no decrease in capacitance. Various gap configurations and methods for providing them are also within the scope of the current invention.Type: GrantFiled: August 31, 2000Date of Patent: December 24, 2002Assignee: Micron Technology, Inc.Inventors: David Y. Kao, James Peacher
-
Patent number: 6479861Abstract: A method used during the formation of a semiconductor device comprises the steps of forming a polycrystalline silicon layer over a semiconductor substrate assembly and forming a silicon nitride layer over the polycrystalline silicon layer. A silicon dioxide layer is formed over the silicon nitride layer and the silicon dioxide and silicon nitride layers are patterned using a patterned mask having a width, thereby forming sidewalls in the two layers. The nitride and oxide layers are subjected to an oxygen plasma which treats the sidewalls and leaves a portion of the silicon nitride layer between the sidewalls untreated. The silicon dioxide and the untreated portion of the silicon nitride layer are removed thereby resulting in pillars of treated silicon nitride. Finally, the polycrystalline silicon is etched using the pillars as a mask. The patterned polycrystalline silicon layer thereby comprises features having widths narrower than the width of the original mask.Type: GrantFiled: September 26, 2000Date of Patent: November 12, 2002Assignee: Micron Technology, Inc.Inventors: David Y. Kao, Li Li
-
Patent number: 6465314Abstract: The invention pertains to semiconductor processing methods of implanting dopants into semiconductor substrates. In one aspect, the invention includes, a semiconductor processing method comprising: a) forming an organic layer over a semiconductive substrate; and b) implanting a conductivity-enhancing dopant through the organic layer and into the semiconductive substrate. In another aspect, the invention includes a semiconductor processing method comprising: a) providing a semiconductive substrate and defining source and drain locations within the semiconductive substrate; b) forming an organic layer over the source and drain locations; c) implanting a conductivity-enhancing dopant through the organic layer and into the source and drain locations to form source and drain implant regions within the source and drain locations, respectively; and d) forming a transistor gate proximate the source and drain implant regions.Type: GrantFiled: October 5, 2000Date of Patent: October 15, 2002Assignee: Micron Technology, Inc.Inventors: Tongbi Jiang, David Y. Kao
-
Patent number: 6414869Abstract: A quad in-line memory module (QIMM) includes a circuit board having top and bottom edge connectors and a number of memory devices mounted on each side of the circuit board. Generally, half of the memory devices are electrically connected to the bottom edge's connector and half are electrically connected to the bottom edge's connector. One edge of the QIMM can be connect directly to a computer system's memory bus. The other edge can be connected to operated as a cache memory or a video memory.Type: GrantFiled: July 12, 2000Date of Patent: July 2, 2002Assignee: Micron Technology, Inc.Inventors: David Y. Kao, Tongbi Jiang
-
Publication number: 20020034869Abstract: A floating gate memory device comprises a first conductive floating gate layer which is horizontally oriented and a second conductive floating gate layer which is predominantly vertically oriented. The second layer contacts the first layer to make electrical contact therewith and also defines a recess. A control gate is formed within the recess. Having the control gate formed in the floating gate layer recess increases the capacitive coupling between the floating and control gates thereby improving the electrical properties of the cell and allowing for a reduction in cell size while maintaining the coupling coefficient.Type: ApplicationFiled: November 27, 2001Publication date: March 21, 2002Inventor: David Y. Kao
-
Patent number: 6323514Abstract: A floating gate memory device comprises a first conductive floating gate layer which is horizontally oriented and a second conductive floating gate layer which is predominantly vertically oriented. The second layer contacts the first layer to make electrical contact therewith and also defines a recess. A control gate is formed within the recess.Type: GrantFiled: July 6, 1999Date of Patent: November 27, 2001Assignee: Micron Technology, Inc.Inventor: David Y. Kao
-
Patent number: 6316312Abstract: Semiconductor capacitor constructions, DRAM cell constructions, methods of forming semiconductor capacitor constructions, methods of forming DRAM cell constructions, and integrated circuits incorporating capacitor structures and DRAM cell structures are encompassed by the invention. The invention includes a method comprising: a) forming an opening within an insulative layer and over a node location; b) forming a spacer within the opening to narrow the opening, the spacer having inner and outer surfaces, the inner surface forming a periphery of the narrowed opening; c) removing a portion of the insulative layer from proximate the outer surface to expose at least a portion of the outer surface; d) forming a storage node layer in electrical connection with the node location, extending along the spacer inner surface, and extending along the exposed spacer outer surface; and e) forming a dielectric layer and a cell plate layer operatively proximate the storage node layer.Type: GrantFiled: December 5, 2000Date of Patent: November 13, 2001Assignee: Micron Technology, Inc.Inventors: Yauh-Ching Liu, David Y. Kao