Patents by Inventor Deif N. Atallah

Deif N. Atallah has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 7640481
    Abstract: A method according to one embodiment may include operating an integrated circuit in a selected mode of operation. The integrated circuit may include first circuitry and second circuitry. The first circuitry may be capable of performing at least one operation including, at least in part, generating check data based at least in part upon other data, regenerating the other data based at least in part upon the check data, and/or determining locations of the check data and the other data in storage. The second circuitry may be capable of controlling, at least in part, at least one interface to transmit from and/or receive at the integrated circuit the check data and/or the other data. Depending at least in part upon the selected mode of operation, the first circuitry may be either enabled to perform or disabled from performing the at least one operation.
    Type: Grant
    Filed: March 23, 2006
    Date of Patent: December 29, 2009
    Assignee: Intel Corporation
    Inventors: Richard C. Beckett, Deif N. Atallah
  • Patent number: 7596652
    Abstract: An apparatus according to one embodiment may include an integrated circuit. The integrated circuit may include a processor, a bridge, and circuitry capable of coupling the bridge and the processor to a first bus and to a second bus. The first bus may be compatible with a first bus protocol, the second bus may be compatible with a second bus protocol, and the first and second bus protocols may be different from each other. The bridge may be capable of, in response at least in part to a request from the processor, preventing a command received at the bridge via the first bus from being forwarded from the bridge to the second bus. Of course, many alternatives, variations, and modifications are possible without departing from this embodiment.
    Type: Grant
    Filed: May 14, 2004
    Date of Patent: September 29, 2009
    Assignee: Intel Corporation
    Inventors: Mark A. Schmisseur, Deif N. Atallah
  • Patent number: 7552242
    Abstract: An apparatus according to one embodiment may include an integrated circuit. The integrated circuit may include a processor and a switch. The switch may comprise one or more ports capable of being coupled to one or more segments external to the switch. The processor may be capable of issuing to the switch one or more commands indicating, at least in part, one or more protocols via which the one or more ports are to communicate and/or one or more forwarding characteristics of the switch. Of course, many alternatives, variations, and modifications are possible without departing from this embodiment.
    Type: Grant
    Filed: December 3, 2004
    Date of Patent: June 23, 2009
    Assignee: Intel Corporation
    Inventors: Eric J. DeHaemer, Deif N. Atallah
  • Patent number: 7543085
    Abstract: A method according to one embodiment may include operating an integrated circuit in a selected mode of operation. The integrated circuit may include processor circuitry and interface circuitry. The processor circuitry may include a plurality of processor cores. The interface circuitry may be capable of communicating in accordance a plurality of different protocols. At least one of the processor cores may be capable of issuing a command to the interface circuitry to communicate in accordance with at least one of the plurality of different protocols that corresponds to the selected mode of operation of the integrated circuit.
    Type: Grant
    Filed: November 20, 2002
    Date of Patent: June 2, 2009
    Assignee: Intel Corporation
    Inventors: Richard C. Beckett, Deif N. Atallah
  • Patent number: 7421517
    Abstract: A method according to one embodiment may include operating an integrated circuit in a selected mode of operation. The integrated circuit may include processor circuitry and interface circuitry. The processor circuitry may include a plurality of processor cores. The interface circuitry may be capable of communicating in accordance a plurality of different protocols. At least one of the processor cores may be capable of issuing a command to the interface circuitry to communicate in accordance with at least one of the plurality of different protocols that corresponds to the selected mode of operation of the integrated circuit.
    Type: Grant
    Filed: January 14, 2005
    Date of Patent: September 2, 2008
    Assignee: Intel Corporation
    Inventors: Richard C. Beckett, Deif N. Atallah
  • Patent number: 7412540
    Abstract: A method according to one embodiment may include transmitting a frame from a transmitting device to a receiving device via a communication network of a data storage system, enabling an encoding operation of the transmitting device to encode decoded data into encoded data and transmitting the encoded data in the frame via the communication network if the receiving device has a decoding operation capable of decoding the encoded data into the decoded data, and disabling the encoding operation and transmitting the decoded data in the frame via the communication network to the receiving device if the receiving device does not have the decoding operation capable of decoding the encoded data into the decoded data. Of course, many alternatives, variations, and modifications are possible without departing from this embodiment.
    Type: Grant
    Filed: March 31, 2004
    Date of Patent: August 12, 2008
    Assignee: Intel Corporation
    Inventors: Pak-Lung Seto, Deif N. Atallah
  • Patent number: 7376147
    Abstract: Provided are a method, adaptor, system, and program for receiving a transmission at one of multiple connections. Information is maintained on storage interconnect architectures and transmission characteristics, wherein the storage interconnect architectures have different transmission characteristics. At least one transmission characteristic of the received transmission is determined and a determination is made from the information of the storage interconnect architecture associated with the determined transmission characteristic. The information on the determined storage interconnect architecture is used to process the transmission and determine a transport layer for the received transmission, wherein there is one transport layer for each supported transport protocol. The transmission is forwarded to the determined transport layer.
    Type: Grant
    Filed: December 18, 2003
    Date of Patent: May 20, 2008
    Assignee: Intel Corporation
    Inventors: Pak-Lung Seto, Deif N. Atallah
  • Patent number: 7334075
    Abstract: Provided are a method, system, and program for processing a transmission from a first device to a second device. An identification transmission is received including an interface address from the first device. A determination is made as to whether the identification transmission indicates a recognized vendor identifier. An interface address of a third device is returned to the first device in response to determining that the identification transmission includes one recognized vendor identifier, wherein the third device relays transmissions between the first and second devices.
    Type: Grant
    Filed: July 27, 2006
    Date of Patent: February 19, 2008
    Assignee: Intel Corporation
    Inventors: Nathan E. Marushak, Deif N. Atallah
  • Patent number: 7206989
    Abstract: A method according to one embodiment may include operating an integrated circuit in a selected mode of operation. The integrated circuit may include first circuitry and second circuitry. The first circuitry may be capable of performing at least one operation including, at least in part, generating check data based at least in part upon other data, regenerating the other data based at least in part upon the check data, and/or determining locations of the check data and the other data in storage. The second circuitry may be capable of controlling, at least in part, at least one interface to transmit from and/or receive at the integrated circuit the check data and/or the other data. Depending at least in part upon the selected mode of operation, the first circuitry may be either enabled to perform or disabled from performing the at least one operation.
    Type: Grant
    Filed: November 20, 2002
    Date of Patent: April 17, 2007
    Assignee: Intel Corporation
    Inventors: Richard C. Beckett, Deif N. Atallah
  • Patent number: 7124234
    Abstract: Provided are a method, system, and program for processing a transmission from a first device to a second device. An identification transmission is received including an interface address from the first device. A determination is made as to whether the identification transmission indicates a recognized vendor identifier. An interface address of a third device is returned to the first device in response to determining that the identification transmission includes one recognized vendor identifier, wherein the third device relays transmissions between the first and second devices.
    Type: Grant
    Filed: December 22, 2003
    Date of Patent: October 17, 2006
    Assignee: Intel Corporation
    Inventors: Nathan E. Marushak, Deif N. Atallah
  • Publication number: 20040098645
    Abstract: A method according to one embodiment may include operating an integrated circuit in a selected mode of operation. The integrated circuit may include first circuitry and second circuitry. The first circuitry may be capable of performing at least one operation including, at least in part, generating check data based at least in part upon other data, regenerating the other data based at least in part upon the check data, and/or determining locations of the check data and the other data in storage. The second circuitry may be capable of controlling, at least in part, at least one interface to transmit from and/or receive at the integrated circuit the check data and/or the other data. Depending at least in part upon the selected mode of operation, the first circuitry may be either enabled to perform or disabled from performing the at least one operation.
    Type: Application
    Filed: November 20, 2002
    Publication date: May 20, 2004
    Inventors: Richard C. Beckett, Deif N. Atallah
  • Publication number: 20040098518
    Abstract: A method according to one embodiment may include operating an integrated circuit in a selected mode of operation. The integrated circuit may include processor circuitry and interface circuitry. The processor circuitry may include a plurality of processor cores. The interface circuitry may be capable of communicating in accordance a plurality of different protocols. At least one of the processor cores may be capable of issuing a command to the interface circuitry to communicate in accordance with at least one of the plurality of different protocols that corresponds to the selected mode of operation of the integrated circuit.
    Type: Application
    Filed: November 20, 2002
    Publication date: May 20, 2004
    Inventors: Richard C. Beckett, Deif N. Atallah
  • Patent number: 5519842
    Abstract: A system which is able to perform unaligned big endian and little endian accesses to memory with little or no added overhead to the system. In the preferred embodiment, the processor operates in little endian data format. The memory, however, can store data in big endian and little endian format in different memory regions. If an unaligned access is to be performed, the access requires translation to corresponding aligned memory accesses. However, if the processor operates in little endian format and accesses are to memory which store according big endian format, special code is required to perform proper translation of accesses. When the address generation unit of the processor detects an unaligned memory access, an unaligned signal is set which causes a microassist to initiate a microflow to execute microcode which performs the necessary translations for unaligned accesses.
    Type: Grant
    Filed: February 26, 1993
    Date of Patent: May 21, 1996
    Assignee: Intel Corporation
    Inventors: Deif N. Atallah, Yan Xu