Patents by Inventor Denis Robert
Denis Robert has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20210026600Abstract: An apparatus and method are provided for performing an index operation. The apparatus has vector processing circuitry to perform an index operation in each of a plurality of lanes of parallel processing. The index operation requires an index value opm to be multiplied by a multiplier value e to produce a multiplication result. The number of lanes of parallel processing is dependent on a specified element size, and the multiplier value is different, but known, for each lane of parallel processing. The vector processing circuitry comprises mapping circuitry to perform, within each lane, mapping operations on the index value opm in order to generate a plurality of intermediate input values. The plurality of intermediate input values are such that the addition of the plurality of intermediate input values produces the multiplication result. Within each lane the mapping operations are determined by the multiplier value used for that lane.Type: ApplicationFiled: July 25, 2019Publication date: January 28, 2021Inventors: Xiaoyang SHEN, David Raymond LUTZ, Cédric Denis Robert AIRAUD
-
Patent number: 10855058Abstract: In order to test a semiconductor spark plug, a test method comprises a step consisting of depositing water on the head of the spark plug, between the two electrodes of same, so that the water forms a water meniscus covering the semiconductor element of the head, a step consisting of applying, between the first terminal and the second terminal of the spark plug, a voltage equal to the operating voltage of the spark plug, a step consisting of identifying at least a first characteristic of electric arcs induced between the electrodes during the application of the voltage, and a step consisting of determining the operational or defective character of the spark plug according to the first characteristic of the electric arcs. This test method is particularly reliable and does not require constraining provisions in order to ensure the safety of the operators implementing the method.Type: GrantFiled: September 27, 2017Date of Patent: December 1, 2020Assignee: SAFRAN AIRCRAFT ENGINESInventors: David Gino Stifanic, Joël Yvan Marcel Robert Berton, Denis Robert Gaston Haussaire
-
Patent number: 10846098Abstract: An apparatus and method of data processing are provided. The apparatus comprises at least two execution pipelines, one with a shorter execution latency than the other. The execution pipelines share a write port and issue circuitry of the apparatus issues decoded instructions to a selected execution pipeline. The apparatus further comprises at least one additional pipeline stage and the issue circuitry can detect a write port conflict condition in dependence on a latency indication associated with a decoded instruction which it is to issue. If the issue circuitry intends to issue the decoded instruction to the execution pipeline with the shorter execution latency then when the write port conflict condition is found the issue circuitry will cause use of at least one additional pipeline stage in addition to the target execution pipeline to avoid the write port conflict.Type: GrantFiled: May 29, 2018Date of Patent: November 24, 2020Assignee: Arm LimitedInventors: Cédric Denis Robert Airaud, Luca Nassi, Damien Robin Martin, Xiaoyang Shen
-
Patent number: 10725964Abstract: Apparatuses and methods of data processing are disclosed. An apparatus comprises two data processing clusters each having multiple data processing lanes to perform single instruction multiple data (SIMD) processing. Decoded instructions are issued to at least one of the two data processing clusters. A decoded SIMD instruction specifying a vector length which is more than the width of the data processing lanes of the first data processing cluster has a first part issued to the first data processing cluster for execution. An issuance target for a second remaining part of the decoded SIMD instruction is selected in dependence on a dynamic performance condition. When the dynamic performance condition has a first state the issuance target is the first data processing cluster and when the dynamic performance condition has a second state the issuance target is the second data processing cluster.Type: GrantFiled: June 12, 2018Date of Patent: July 28, 2020Assignee: Arm LimitedInventors: Cedric Denis Robert Airaud, Luca Nassi, Damien Robin Martin, Xiaoyang Shen
-
Publication number: 20200215552Abstract: A feed box for a decanter centrifuge has a housing with a hollow interior, the housing having a top with an inlet therethrough, a bottom, sides, and opposing open ends, wherein the inlet and the open ends are in fluid communication with the hollow interior. A liner shaped complementary to the hollow interior of the housing, has a top, a bottom, sides, opposing ends, an opening through the top of the liner below the inlet, and a channel through the liner between the opposing ends in fluid communication with the inlet.Type: ApplicationFiled: January 6, 2020Publication date: July 9, 2020Inventor: Denis Robert Lagace
-
Patent number: 10635445Abstract: An apparatus and method of operating an apparatus are disclosed. The apparatus has a program counter permitted range storage element defining a permitted range of program counter values for the sequence of instructions it executes. Branch prediction circuitry predicts target instruction addresses for branch instructions. In response to a program counter modifying event, a program counter speculative range storage element is updated corresponding to each speculatively executed instruction after a branch instruction. Program counter permitted range verification circuitry is responsive to resolution of a modification of the program counter permitted range indication resulting from the program counter modifying event to determine whether the speculatively executed program counter range satisfies the permitted range of program counter values. A branch mis-prediction mechanism may support the response of the apparatus if the permitted range of program counter values is violated.Type: GrantFiled: May 29, 2018Date of Patent: April 28, 2020Assignee: Arm LimitedInventors: Rémi Marius Teyssier, Albin Pierrick Tonnerre, Cédric Denis Robert Airaud, Luca Nassi, Guillaume Bolbenes, Francois Donati, Lee Evan Eisen, Pasquale Ranone
-
Publication number: 20200117463Abstract: An apparatus comprises execution circuitry to perform operations on source data values and to generate result data values; issue circuitry comprising one or more issue queues identifying pending operations awaiting performance by the execution circuitry, and selection circuitry to select pending operations to issue to the execution circuitry; data value cache storage comprising first and second cache regions; and cache control circuitry to control the storing to the first cache region of result data values generated by the execution circuitry and the eviction of stored result data values from the first cache region in response to newly generated result data values being stored in the first cache region; the cache control circuitry being configured to store to the second cache region result data values required as source data values for one or more oldest pending operations identified by the one or more issue queues and to inhibit eviction of a given result data value stored in the second cache region until inType: ApplicationFiled: September 24, 2019Publication date: April 16, 2020Inventors: Luca NASSI, Rémi Marius TEYSSIER, Cédric Denis Robert AIRAUD, Albin Pierrick TONNERRE, Francois DONATI, Christophe CARBONNE, Damian MAIORANO
-
Patent number: 10619519Abstract: Heat recovery steam generators (HRSGs) including bypass conduits for reducing fatigue and/or stress experienced by components within the HRSGs are disclosed. The HRSG may include a steam generator module generating steam, and a first superheater module positioned downstream of the steam generator module. The first superheater module may receive the steam generated by the steam generator module. The HRSG may also include a second superheater module positioned downstream from the first superheater module, and a bypass conduit for receiving a portion of the steam generated by the steam generator module. The bypass conduit may include an inlet positioned downstream of the steam generator module, and an outlet positioned downstream of the first superheater module. Additionally, the HRSG may include a valve in fluid communication with the bypass conduit to provide steam to the outlet of the bypass conduit.Type: GrantFiled: December 6, 2017Date of Patent: April 14, 2020Assignee: General Electric CompanyInventors: Jeffrey Frederick Magee, Denis Robert Bruno, Van Dang, Dimitrios Vasilios Doupis, Scott William Herman
-
Publication number: 20200110613Abstract: Data processing apparatus comprises a processing element configured to access an architectural register representing a given system register; mapping circuitry to map the architectural register representing the given system register to a physical register selected from a set of physical registers; a register bank having a set of two or more respective banked versions of the given system register, in which a respective one of the banked versions of the system register is associated with each of a plurality of current operating states of the processing element; in which, when the processing element changes operating state from a first operating state associated with a first one of the banked versions of the system register to a second operating state associated with a second, different, one of the banked versions of the system register, the processing element is configured to store the current contents of the architectural register representing the given system register to the first one of the banked versions oType: ApplicationFiled: September 5, 2019Publication date: April 9, 2020Inventors: Cedric Denis Robert AIRAUD, Albin Pierrick TONNERRE, Luca NASSI, Remi Marius TEYSSIER
-
Publication number: 20200073660Abstract: Apparatus comprises counter and bit-shift circuitry to provide a succession of processing stages each comprising a count operation stage and a corresponding bit-shift stage, each processing stage operating with respect to a set of contiguous n-bit groups of bit positions, where n is 1 for a first processing stage and n doubles from one processing stage in the succession of processing stages to a next processing stage in the succession of processing stages; each count operation stage being configured to generate, for a first set of alternate instances of the n-bit groups of bit positions, count values indicating a respective number of bits of a predetermined bit value in a mask data word; and each bit-shift stage being configured to generate a bit-shifted data word by bit-shifting bits of a data word to be processed, for a second set of alternate instances of the n-bit groups of bit positions complementary to the first set, by respective numbers of bit positions dependent upon the count values generated by theType: ApplicationFiled: August 31, 2018Publication date: March 5, 2020Inventors: Xiaoyang SHEN, Cedric Denis Robert AIRAUD, Luca NASSI, Damien Robin MARTIN
-
Publication number: 20200065109Abstract: An apparatus has a processing pipeline, and first and second register files. A temporary-register-using instruction is supported which controls the pipeline to perform an operation using a temporary variable derived from an operand stored in the first register file. In response to the instruction, when a predetermined condition is not satisfied, the pipeline processes at least one register move micro-operation to transfer data from the at least one source register of the first register file to at least one newly allocated temporary register of the second register file. When the condition is satisfied, the operation can be performed using a temporary variable already stored in the temporary register of the second register file used by an earlier temporary-register-using instruction specifying the same source register for determining the temporary variable, in the absence of an intervening instruction for rewriting the source register.Type: ApplicationFiled: July 29, 2019Publication date: February 27, 2020Inventors: Xiaoyang SHEN, Damien Robin MARTIN, Cédric Denis Robert AIRAUD, Luca NASSI, François DONATI
-
Publication number: 20200056510Abstract: A system for aggregating a working fluid includes a fluid delivery line defining a fluid connection to at least one downstream process component; a plurality of collection lines each fluidically connected to a plurality of header lines by a respective set of header links; and a connecting junction fluidically connecting each of the plurality of collection lines to the fluid delivery line, the connecting junction including: at least one tee member oriented substantially perpendicularly with respect to the fluid delivery line, the at least one tee member connected to the fluid delivery line, and a plurality of branch fluid lines each fluidically coupling a respective one of the plurality of collection lines to the at least one tee member.Type: ApplicationFiled: October 24, 2019Publication date: February 20, 2020Inventors: Jeffrey Frederick Magee, Van Dang, Denis Robert Bruno
-
Patent number: 10558462Abstract: An apparatus and method are provided for storing source operands for operations. The apparatus comprises execution circuitry for performing operations on data values, and a register file comprising a plurality of registers to store the data values operated on by the execution circuitry. Issue circuitry is also provided that has a pending operations storage identifying pending operations awaiting performance by the execution circuitry and selection circuitry to select pending operations from the pending operation storage to issue to the execution circuitry. The pending operations storage comprises an entry for each pending operation, each entry storing attribute information identifying the operation to be performed, where that attribute information includes a source identifier field for each source operand of the pending operation.Type: GrantFiled: May 23, 2018Date of Patent: February 11, 2020Assignee: Arm LimitedInventors: Luca Nassi, Cédric Denis Robert Airaud, Rémi Marius Teyssier, Albin Pierrick Tonnerre
-
Patent number: 10545764Abstract: A data processing apparatus comprises register rename circuitry for mapping architectural register specifiers specified by instructions to physical registers to be accessed in response to the instructions. Available register control circuitry controls which physical registers are available for mapping to an architectural register specifier by the register rename circuitry. For at least one group of two or more physical registers, the available register control circuitry controls availability of the registers based on a group tracking indication indicative of whether there is at least one pending access to any of the physical registers in the group.Type: GrantFiled: March 28, 2016Date of Patent: January 28, 2020Assignee: ARM LimitedInventors: Luca Scalabrino, Frederic Jean Denis Arsanto, Thomas Gilles Tarridec, Cedric Denis Robert Airaud
-
Publication number: 20190377706Abstract: Apparatuses and methods of data processing are disclosed. An apparatus comprises two data processing clusters each having multiple data processing lanes to perform single instruction multiple data (SIMD) processing. Decoded instructions are issued to at least one of the two data processing clusters. A decoded SIMD instruction specifying a vector length which is more than the width of the data processing lanes of the first data processing cluster has a first part issued to the first data processing cluster for execution. An issuance target for a second remaining part of the decoded SIMD instruction is selected in dependence on a dynamic performance condition. When the dynamic performance condition has a first state the issuance target is the first data processing cluster and when the dynamic performance condition has a second state the issuance target is the second data processing cluster.Type: ApplicationFiled: June 12, 2018Publication date: December 12, 2019Inventors: Cedric Denis Robert AIRAUD, Luca NASSI, Damien Robin MARTIN, Xiaoyang SHEN
-
Publication number: 20190370004Abstract: An apparatus and method of data processing are provided. The apparatus comprises at least two execution pipelines, one with a shorter execution latency than the other. The execution pipelines share a write port and issue circuitry of the apparatus issues decoded instructions to a selected execution pipeline. The apparatus further comprises at least one additional pipeline stage and the issue circuitry can detect a write port conflict condition in dependence on a latency indication associated with a decoded instruction which it is to issue. If the issue circuitry intends to issue the decoded instruction to the execution pipeline with the shorter execution latency then when the write port conflict condition is found the issue circuitry will cause use of at least one additional pipeline stage in addition to the target execution pipeline to avoid the write port conflict.Type: ApplicationFiled: May 29, 2018Publication date: December 5, 2019Inventors: Cédric Denis Robert AIRAUD, Luca NASSI, Damien Robin MARTIN, Xiaoyang SHEN
-
Publication number: 20190370001Abstract: An apparatus and method of operating an apparatus are disclosed. The apparatus has a program counter permitted range storage element defining a permitted range of program counter values for the sequence of instructions it executes. Branch prediction circuitry predicts target instruction addresses for branch instructions. In response to a program counter modifying event, a program counter speculative range storage element is updated corresponding to each speculatively executed instruction after a branch instruction. Program counter permitted range verification circuitry is responsive to resolution of a modification of the program counter permitted range indication resulting from the program counter modifying event to determine whether the speculatively executed program counter range satisfies the permitted range of program counter values. A branch mis-prediction mechanism may support the response of the apparatus if the permitted range of program counter values is violated.Type: ApplicationFiled: May 29, 2018Publication date: December 5, 2019Inventors: Rémi Marius TEYSSIER, Albin Pierrick TONNERRE, Cédric Denis Robert AIRAUD, Luca NASSI, Guillaume BOLBENES, Francois DONATI, Lee Evan EISEN, Pasquale RANONE
-
Publication number: 20190361705Abstract: An apparatus and method are provided for storing source operands for operations. The apparatus comprises execution circuitry for performing operations on data values, and a register file comprising a plurality of registers to store the data values operated on by the execution circuitry. Issue circuitry is also provided that has a pending operations storage identifying pending operations awaiting performance by the execution circuitry and selection circuitry to select pending operations from the pending operation storage to issue to the execution circuitry. The pending operations storage comprises an entry for each pending operation, each entry storing attribute information identifying the operation to be performed, where that attribute information includes a source identifier field for each source operand of the pending operation.Type: ApplicationFiled: May 23, 2018Publication date: November 28, 2019Inventors: Luca NASSI, Cédric Denis Robert AIRAUD, Rémi Marius TEYSSIER, Albin Pierrick TONNERRE
-
Patent number: 10415433Abstract: A system includes a heat recovery steam generator (HRSG) configured to generate steam from a supply of feed water using exhaust gases. The HRSG includes a heater configured to receive a supply of steam and further heat the steam. The heater includes a first manifold and a first set of branch connections circumferentially spaced about a first circumferential axis of the first manifold. Each of the branch connections routes a fluid jet of steam into a lumen of the first manifold.Type: GrantFiled: December 12, 2016Date of Patent: September 17, 2019Assignee: General Electric CompanyInventors: Van Dang, Denis Robert Bruno, Edward Martin Ortman, Early Femiana
-
Publication number: 20190229502Abstract: In order to test a semiconductor spark plug, a test method comprises a step consisting of depositing water on the head of the spark plug, between the two electrodes of same, so that the water forms a water meniscus covering the semiconductor element of the head, a step consisting of applying, between the first terminal and the second terminal of the spark plug, a voltage equal to the operating voltage of the spark plug, a step consisting of identifying at least a first characteristic of electric arcs induced between the electrodes during the application of the voltage, and a step consisting of determining the operational or defective character of the spark plug according to the first characteristic of the electric arcs. This test method is particularly reliable and does not require constraining provisions in order to ensure the safety of the operators implementing the method.Type: ApplicationFiled: September 27, 2017Publication date: July 25, 2019Inventors: David Gino STIFANIC, Joël Yvan Marcel Robert BERTON, Denis Robert Gaston HAUSSAIRE