Patents by Inventor Dennis C. Abts
Dennis C. Abts has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10860524Abstract: A multiprocessor computer system comprises a first node operable to access memory local to a remote node by receiving a virtual memory address from a requesting entity in node logic in the first node. The first node creates a network address from the virtual address received in the node logic, where the network address is in a larger address space than the virtual memory address, and sends a fast memory access request from the first node to a network node identified in the network address.Type: GrantFiled: May 27, 2015Date of Patent: December 8, 2020Assignee: Intel CorporationInventors: Dennis C. Abts, Robert Alverson, Edwin Froese, Howard Pritchard, Steven L. Scott
-
Patent number: 10153985Abstract: A multiprocessor computer system comprises a dragonfly processor interconnect network that comprises a plurality of processor nodes, a plurality of routers, each router directly coupled to a plurality of terminal nodes, the routers coupled to one another and arranged into a group, and a plurality of groups of routers, such that each group is connected to each other group via at least one direct connection.Type: GrantFiled: February 17, 2017Date of Patent: December 11, 2018Assignees: Intel Corporation, The Board of Trustees of the Leland Stanford Junior UniversityInventors: John Kim, Dennis C. Abts, Steven L. Scott, William J. Dally
-
Publication number: 20170353401Abstract: A multiprocessor computer system comprises a dragonfly processor interconnect network that comprises a plurality of processor nodes, a plurality of routers, each router directly coupled to a plurality of terminal nodes, the routers coupled to one another and arranged into a group, and a plurality of groups of routers, such that each group is connected to each other group via at least one direct connection.Type: ApplicationFiled: February 17, 2017Publication date: December 7, 2017Applicants: Intel Corporation, The Board of Trustees of the Leland Stanford Junior UniversityInventors: John Kim, Dennis C. Abts, Steven L. Scott, William J. Dally
-
Patent number: 9614786Abstract: A multiprocessor computer system comprises a dragonfly processor interconnect network that comprises a plurality of processor nodes, a plurality of routers, each router directly coupled to a plurality of terminal nodes, the routers coupled to one another and arranged into a group, and a plurality of groups of routers, such that each group is connected to each other group via at least one direct connection.Type: GrantFiled: December 27, 2014Date of Patent: April 4, 2017Assignees: Intel Corporation, The Board of Trustees of the Leland Stanford Junior UniversityInventors: John Kim, Dennis C. Abts, Steven L. Scott, William J. Dally
-
Patent number: 9537772Abstract: A system and method for routing in a high-radix network. A packet is received and examined to determine if the packet can be routed adaptively. If the packet can be routed adaptively, the packet is routed adaptively, wherein routing adaptively includes selecting a column, computing a column mask, routing the packet to the column; and selecting an output port as a function of the column mask. If the packet can be routed deterministically, routing deterministically, wherein routing deterministically includes accessing a routing table to obtain an output port and routing the packet to the output port from the routing table.Type: GrantFiled: June 20, 2014Date of Patent: January 3, 2017Assignee: Intel CorporationInventors: Steven L. Scott, Gregory Hubbard, Dennis C. Abts
-
Patent number: 9391871Abstract: Probabilistic arbitration is combined with distance-based weights to achieve equality of service in interconnection networks, such as those used with chip multiprocessors. This arbitration desirably used incorporates nonlinear weights that are assigned to requests. The nonlinear weights incorporate different arbitration weight metrics, namely fixed weight, constantly increasing weight, and variably increasing weight. Probabilistic arbitration for an on-chip router avoids the need for additional buffers or virtual channels, creating a simple, low-cost mechanism for achieving equality of service. The nonlinearly weighted probabilistic arbitration includes additional benefits such as providing quality-of-service features and fairness in terms of both throughput and latency that approaches the global fairness achieved with age-base arbitration. This provides a more stable network by achieving high sustained throughput beyond saturation.Type: GrantFiled: April 17, 2014Date of Patent: July 12, 2016Assignee: Google Inc.Inventors: Dennis C. Abts, Michael Marty
-
Publication number: 20150378961Abstract: A multiprocessor computer system comprises a first node operable to access memory local to a remote node by receiving a virtual memory address from a requesting entity in node logic in the first node. The first node creates a network address from the virtual address received in the node logic, where the network address is in a larger address space than the virtual memory address, and sends a fast memory access request from the first node to a network node identified in the network address.Type: ApplicationFiled: May 27, 2015Publication date: December 31, 2015Applicant: Intel CorporationInventors: Dennis C. Abts, Robert Alverson, Edwin Froese, Howard Pritchard, Steven L. Scott
-
Patent number: 9158688Abstract: The location of the memory controllers within the on-chip fabric of multiprocessor architectures plays a central role in latency bandwidth characteristics of the processor-to-memory traffic. Intelligent placement substantially reduces the maximum channel load depending on the specific memory controller configuration selected. A variety of simulation techniques are used along and in combination to determine optimal memory controller arrangements. Diamond-type and diagonal X-type memory controller configurations that spread network traffic across all rows and columns in a multiprocessor array substantially improve over other arrangements. Such placements reduce interconnect latency by an average of 10% for real workloads, and the small number of memory controllers relative to the number of on-chip cores opens up a rich design space to optimize latency and bandwidth characteristics of the on-chip network.Type: GrantFiled: February 18, 2014Date of Patent: October 13, 2015Assignee: Google Inc.Inventors: Dennis C. Abts, Daniel Gibson
-
Publication number: 20150186318Abstract: A multiprocessor computer system comprises a dragonfly processor interconnect network that comprises a plurality of processor nodes, a plurality of routers, each router directly coupled to a plurality of terminal nodes, the routers coupled to one another and arranged into a group, and a plurality of groups of routers, such that each group is connected to each other group via at least one direct connection.Type: ApplicationFiled: December 27, 2014Publication date: July 2, 2015Inventors: John Kim, Dennis C. Abts, Steven L. Scott, William J. Dally
-
Patent number: 9069672Abstract: A multiprocessor computer system comprises a first node operable to access memory local to a remote node by receiving a virtual memory address from a requesting entity in node logic in the first node. The first node creates a network address from the virtual address received in the node logic, where the network address is in a larger address space than the virtual memory address, and sends a fast memory access request from the first node to a network node identified in the network address.Type: GrantFiled: June 12, 2009Date of Patent: June 30, 2015Assignee: Intel CorporationInventors: Dennis C. Abts, Robert Alverson, Edwin Froese, Howard Pritchard, Steven L. Scott
-
Publication number: 20140301390Abstract: A system and method for routing in a high-radix network. A packet is received and examined to determine if the packet can be routed adaptively. If the packet can be routed adaptively, the packet is routed adaptively, wherein routing adaptively includes selecting a column, computing a column mask, routing the packet to the column; and selecting an output port as a function of the column mask. If the packet can be routed deterministically, routing deterministically, wherein routing deterministically includes accessing a routing table to obtain an output port and routing the packet to the output port from the routing table.Type: ApplicationFiled: June 20, 2014Publication date: October 9, 2014Inventors: Steven L. Scott, Gregory Hubbard, Dennis C. Abts
-
Patent number: 8792512Abstract: A multiprocessor computer system comprises a sending processor node and a receiving processor node. The sending processor node is operable to send packets comprising part of a message to a receiver, to maintain a message buffer entry in the sender comprising the sent packets, to track acknowledgment from the receiver that sent packets have been received; to maintain a timer indicating the time since message data has been sent, and to resend packets not acknowledged upon the timer reaching a timeout state. The receiving processor node is operable to send acknowledgement to the sender that received packets have been received, to track packets using a received message table to track which packets comprising part of the message have been received and whether all packets in the message have been received, and to process packets once all packets in a message are received to reassemble the received message.Type: GrantFiled: June 7, 2007Date of Patent: July 29, 2014Assignee: Intel CorporationInventors: Steven L. Scott, Dennis C. Abts, Robert Alverson, Edwin Froese
-
Patent number: 8774203Abstract: A multiprocessor computer system comprises a sending processor node and a receiving processor node. The sending processor node is operable to send packets comprising part of a message to a receiver, and to send a message complete packet after all packets in the message are sent. The message complete packet includes an indicator of the number of packets in the message, and the message is recognized as complete in the receiver once the number of packets indicated in the message complete packet have been received for the message. The sender tracks acknowledgment from the receiver of receipt of the sent packets; and notifies the receiver when it has received all packets comprising a part of the message.Type: GrantFiled: June 7, 2007Date of Patent: July 8, 2014Assignee: Intel CorporationInventors: Steven L. Scott, Dennis C. Abts, Robert Alverson, Edwin Froese
-
Patent number: 8761166Abstract: A system and method for routing in a high-radix network. A packet is received and examined to determine if the packet can be routed adaptively. If the packet can be routed adaptively, the packet is routed adaptively, wherein routing adaptively includes selecting a column, computing a column mask, routing the packet to the column; and selecting an output port as a function of the column mask. If the packet can be routed deterministically, routing deterministically, wherein routing deterministically includes accessing a routing table to obtain an output port and routing the packet to the output port from the routing table.Type: GrantFiled: November 9, 2010Date of Patent: June 24, 2014Assignee: Intel CorporationInventors: Steven L. Scott, Gregory Hubbard, Dennis C. Abts
-
Patent number: 8601297Abstract: Energy proportional solutions are provided for computer networks such as datacenters. Congestion sensing heuristics are used to adaptively route traffic across links. Traffic intensity is sensed and links are dynamically activated as they are needed. As the offered load is decreased, the lower channel utilization is sensed and the link speed is reduced to save power. Flattened butterfly topologies can be used in a further power saving approach. Switch mechanisms are exploit the topology's capabilities by reconfiguring link speeds on-the-fly to match bandwidth and power with the traffic demand. For instance, the system may estimate the future bandwidth needs of each link and reconfigure its data rate to meet those requirements while consuming less power. In one configuration, a mechanism is provided where the switch tracks the utilization of each of its links over an epoch, and then makes an adjustment at the end of the epoch.Type: GrantFiled: June 18, 2010Date of Patent: December 3, 2013Assignee: Google Inc.Inventors: Dennis C. Abts, Peter Michael Klausler, Hong Liu, Michael Marty, Philip Wells
-
Patent number: 8464007Abstract: Various embodiments include fault tolerant memory apparatus, methods, and systems, including a memory manager for supplying read and write requests to a memory device having a plurality of addressable memory locations. The memory manager includes a plurality of banks. Each bank includes a bank queue for storing read and write requests. The memory manager also includes a request arbiter connected to the plurality of banks. The request arbiter removes read and write requests from the bank queues for presentation to the memory device. The request arbiter includes a read phase of operation and a write phase of operation, wherein the request arbiter preferentially selects read requests for servicing during the read phase of operation and preferentially selects write requests for servicing during the write phase of operation.Type: GrantFiled: June 12, 2009Date of Patent: June 11, 2013Assignee: Cray Inc.Inventors: Dennis C. Abts, Michael Higgins, Van L. Snyder, Gerald A Schwoerer
-
Patent number: 8407167Abstract: The location of the memory controllers within the on-chip fabric of multiprocessor architectures plays a central role in latency bandwidth characteristics of the processor-to-memory traffic. Intelligent placement substantially reduces the maximum channel load depending on the specific memory controller configuration selected. A variety of simulation techniques are used along and in combination to determine optimal memory controller arrangements. Diamond-type and diagonal X-type memory controller configurations that spread network traffic across all rows and columns in a multiprocessor array substantially improve over other arrangements. Such placements reduce interconnect latency by an average of 10% for real workloads, and the small number of memory controllers relative to the number of on-chip cores opens up a rich design space to optimize latency and bandwidth characteristics of the on-chip network.Type: GrantFiled: June 19, 2009Date of Patent: March 26, 2013Assignee: Google Inc.Inventors: Dennis C. Abts, Daniel Gibson
-
Patent number: 8380935Abstract: An atomic memory operation cache comprises a cache memory operable to cache atomic memory operation data, a write timer, and a cache controller. The cache controller is operable to update main memory with one or more dirty atomic memory operation cache entries stored in the cache memory upon expiration of the write timer, and is further operable to update main memory with one or more dirty atomic memory operation cache entries stored in the cache memory upon eviction of the one or more dirty atomic memory operation cache entries from the cache memory.Type: GrantFiled: June 12, 2009Date of Patent: February 19, 2013Assignee: Cray Inc.Inventors: Dennis C. Abts, Steven L. Scott
-
Patent number: 8306042Abstract: Aspects of the invention pertain to deterministic packet routing systems and methods in multiprocessor computing architectures. Packets are analyzed to determine whether they are memory request packets or memory reply packets. Depending upon the packet, it is routed through nodes in the multiprocessor computer architecture in either an XY or YX path. Request and reply packets are sent in opposing routes according to a deterministic routing scheme. Multiport routers are placed at nodes in the architecture to pass the packets, using independent request and response virtual channels to avoid deadlock conditions.Type: GrantFiled: June 19, 2009Date of Patent: November 6, 2012Assignee: Google Inc.Inventor: Dennis C. Abts
-
Publication number: 20120265883Abstract: A computerized system comprising multiple processing nodes, a physical channel configured to transfer data between a memory local to a processing node and a network target remote from the processing node, and a block transfer engine configured to allocate multiple virtual channels to the physical channel and to transfer multiple address-overlapping blocks of data simultaneously using the virtual channels.Type: ApplicationFiled: April 16, 2012Publication date: October 18, 2012Applicant: Cray Inc.Inventor: Dennis C. Abts