Patents by Inventor Dennis Sinitsky
Dennis Sinitsky has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11916481Abstract: A Buck constant voltage driver and an application circuit thereof, are disclosed. In the Buck constant voltage driver, the peripheral structure is remained unchanged for possessing the advantages of low cost and simplicity of the prior art. Meanwhile, in order to compensate the difference of output voltage caused by the change of the forward voltage drop under different output currents, an output voltage compensation module is added to the Buck constant voltage driver. The output voltage compensation module is operable to acquire an output current information based on the sampling voltage on the sampling resistor, and to compensate the preset first reference voltage according to the output current information, thus maintaining the output voltage of the Buck constant voltage driver constant, under different output current conditions.Type: GrantFiled: February 24, 2022Date of Patent: February 27, 2024Assignee: Fremont Micro Devices CorporationInventors: Yuquan Huang, Dennis Sinitsky
-
Publication number: 20230299663Abstract: Disclosed is a soft-start circuit for power-up, which includes a reference value generation circuit, a protection threshold generation circuit and a control circuit. The reference value generation circuit outputs a reference value, which increases slowly, during a start-up process for power-up. The protection threshold generation circuit outputs a protection threshold, which increases slowly, during the start-up process for power-up. The control circuit controls an output voltage to increase slowly along with the reference value based on the reference value, during the start-up process for power-up, and to limit an output current based on the protection threshold to limit the output voltage, during the start-up process for power-up. In this way, even if the output current must operate at the peak current, a smoother current output is realized, and operation at the maximum peak current for a long-time during start-up is not allowed.Type: ApplicationFiled: June 30, 2022Publication date: September 21, 2023Inventors: Jianfeng Liu, Yuquan Huang, Dennis Sinitsky
-
Patent number: 11664788Abstract: A chip, a self-calibration circuit and method for chip parameter offset upon power-up are disclosed. The circuit includes a counting circuit, a calibration data latch circuit, a calibration data selection circuit and a parameter calibration circuit. The counting circuit outputs a sequentially scanned counting signal when receiving a valid enabling signal. The calibration data latch circuit latches the counting signal when receiving a valid latch signal. The calibration data selection circuit selects the counting signal latched by the calibration data latch circuit as a calibration signal when receiving the valid latch signal, otherwise selects the counting signal currently outputted as the calibration signal. The parameter calibration circuit implements a parameter calibration based on the calibration signal in a calibration mode, while outputs the valid latch signal when the parameter calibration satisfies a preset requirement.Type: GrantFiled: February 24, 2022Date of Patent: May 30, 2023Assignee: Fremont Micro Devices CorporationInventors: Jianfeng Liu, Yuquan Huang, Dennis Sinitsky
-
Publication number: 20230029050Abstract: A Buck constant voltage driver and an application circuit thereof, are disclosed. In the Buck constant voltage driver, the peripheral structure is remained unchanged for possessing the advantages of low cost and simplicity of the prior art. Meanwhile, in order to compensate the difference of output voltage caused by the change of the forward voltage drop under different output currents, an output voltage compensation module is added to the Buck constant voltage driver. The output voltage compensation module is operable to acquire an output current information based on the sampling voltage on the sampling resistor, and to compensate the preset first reference voltage according to the output current information, thus maintaining the output voltage of the Buck constant voltage driver constant, under different output current conditions.Type: ApplicationFiled: February 24, 2022Publication date: January 26, 2023Inventors: Yuquan Huang, Dennis Sinitsky
-
Publication number: 20220393670Abstract: A chip, a self-calibration circuit and method for chip parameter offset upon power-up are disclosed. The circuit includes a counting circuit, a calibration data latch circuit, a calibration data selection circuit and a parameter calibration circuit. The counting circuit outputs a sequentially scanned counting signal when receiving a valid enabling signal. The calibration data latch circuit latches the counting signal when receiving a valid latch signal. The calibration data selection circuit selects the counting signal latched by the calibration data latch circuit as a calibration signal when receiving the valid latch signal, otherwise selects the counting signal currently outputted as the calibration signal. The parameter calibration circuit implements a parameter calibration based on the calibration signal in a calibration mode, while outputs the valid latch signal when the parameter calibration satisfies a preset requirement.Type: ApplicationFiled: February 24, 2022Publication date: December 8, 2022Inventors: Jianfeng Liu, Yuquan Huang, Dennis Sinitsky
-
Patent number: 9252708Abstract: A resonant element driver circuit includes a NMOS transistor and a PMOS transistor that are configured to drive a resonant element. The resonant element driver circuit includes biasing circuitry that is configured to bias the PMOS transistor. The biasing circuitry receives a reference signal that is used to set the biasing on the PMOS transistor. The resonant element driver further includes mirror circuitry that tracks current flowing through the NMOS and PMOS transistors.Type: GrantFiled: April 21, 2014Date of Patent: February 2, 2016Assignee: Marvell International Ltd.Inventors: Dennis Sinitsky, Junshi Qiao, Shafiq M. Jamal, Tao Shui
-
Patent number: 9178497Abstract: New and highly stable oscillators are disclosed.Type: GrantFiled: March 18, 2014Date of Patent: November 3, 2015Assignee: Marvell World Trade Ltd.Inventors: Dennis Sinitsky, Tao Shui
-
Patent number: 9172361Abstract: A phase detector includes a phase propagator circuit including a plurality of flip-flops. Each flip-flop includes a clock input configured to receive a clock signal having a different phase relative to phases of the clock signal received by other flip-flops in the plurality of flip-flops. The phase detector further includes a phase controller coupled to the clock input of each flip-flop in the plurality of flip-flops. The phase controller is configured to provide the different phases of the clock signal to the plurality of flip-flops such that the different phases are scaled exponentially relative to one another.Type: GrantFiled: March 15, 2013Date of Patent: October 27, 2015Assignee: Silicon Laboratories Inc.Inventors: Praveen Kallam, Dennis Sinitsky
-
Patent number: 9048821Abstract: A relaxation oscillator circuit includes a comparator including a first input, a second input, a bias input, and an output. The first input is coupled to a charging node, and the second input is configured to receive a reference voltage. The relaxation oscillator circuit further includes a first bias circuit configured to provide a bias signal to the bias input of the first comparator when a first node voltage on the charging node exceeds a first reference.Type: GrantFiled: June 20, 2013Date of Patent: June 2, 2015Assignee: Silicon Laboratories Inc.Inventors: Dennis Sinitsky, Praveen Kallam
-
Patent number: 9000852Abstract: Aspects of the disclosure provide a circuit. The circuit includes a signal amplifying circuit coupled with a crystal component of a natural frequency to form a crystal oscillator, and a signal generator circuit configured to generate a signal with an energy distribution about the natural frequency, and to provide the signal to the crystal oscillator to assist the crystal oscillator to begin oscillating.Type: GrantFiled: November 8, 2012Date of Patent: April 7, 2015Assignee: Marvell International Ltd.Inventors: Dennis Sinitsky, Junshi Qiao, Pei Wang, Song Chen, Haiqing Zhang, Tao Shui
-
Publication number: 20140375392Abstract: A relaxation oscillator circuit includes a comparator including a first input, a second input, a bias input, and an output. The first input is coupled to a charging node, and the second input is configured to receive a reference voltage. The relaxation oscillator circuit further includes a first bias circuit configured to provide a bias signal to the bias input of the first comparator when a first node voltage on the charging node exceeds a first reference.Type: ApplicationFiled: June 20, 2013Publication date: December 25, 2014Inventors: Dennis Sinitsky, Praveen Kallam
-
Publication number: 20140266370Abstract: A phase detector includes a phase propagator circuit including a plurality of flip-flops. Each flip-flop includes a clock input configured to receive a clock signal having a different phase relative to phases of the clock signal received by other flip-flops in the plurality of flip-flops. The phase detector further includes a phase controller coupled to the clock input of each flip-flop in the plurality of flip-flops. The phase controller is configured to provide the different phases of the clock signal to the plurality of flip-flops such that the different phases are scaled exponentially relative to one another.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Applicant: SILICON LABORATORIES INC.Inventors: Praveen Kallam, Dennis Sinitsky
-
Publication number: 20140197897Abstract: New and highly stable oscillators are disclosed.Type: ApplicationFiled: March 18, 2014Publication date: July 17, 2014Applicant: Marvell World Trade Ltd.Inventors: Dennis SINITSKY, Tao SHUI
-
Patent number: 8704605Abstract: A resonant element driver circuit includes a NMOS transistor and a PMOS transistor that are configured to drive a resonant element. The resonant element driver circuit includes biasing circuitry that is configured to bias the PMOS transistor. The biasing circuitry receives a reference signal that is used to set the biasing on the PMOS transistor. The resonant element driver further includes mirror circuitry that tracks current flowing through the NMOS and PMOS transistors.Type: GrantFiled: January 19, 2012Date of Patent: April 22, 2014Assignee: Marvell International Ltd.Inventors: Dennis Sinitsky, Junshi Qiao, Shafiq M. Jamal, Tao Shui
-
Patent number: 8692625Abstract: An oscillator includes a first capacitor electrically connected to a first charging switch and a first discharging switch, a second capacitor electrically connected to a second charging switch and a second discharging switch, a first chopping circuit having a first input electrically connected to the first capacitor and a second input electrically connected to a reference voltage, a second chopping circuit having a first input electrically connected to the second capacitor and a second input electrically connected to the reference voltage, a first comparator having a first input electrically connected to a first and second output of the first chopping circuit, a second comparator having a first input electrically connected to a first and second output of the second chopping circuit, and control circuitry having a first input electrically coupled to an output of the first comparator and a second input electrically connected to an output of the second comparator.Type: GrantFiled: January 13, 2012Date of Patent: April 8, 2014Assignee: Marvell World Trade Ltd.Inventors: Dennis Sinitsky, Tao Shui
-
Publication number: 20120182080Abstract: An oscillator includes a first capacitor electrically connected to a first charging switch and a first discharging switch, a second capacitor electrically connected to a second charging switch and a second discharging switch, a first chopping circuit having a first input electrically connected to the first capacitor and a second input electrically connected to a reference voltage, a second chopping circuit having a first input electrically connected to the second capacitor and a second input electrically connected to the reference voltage, a first comparator having a first input electrically connected to a first and second output of the first chopping circuit, a second comparator having a first input electrically connected to a first and second output of the second chopping circuit, and control circuitry having a first input electrically coupled to an output of the first comparator and a second input electrically connected to an output of the second comparator.Type: ApplicationFiled: January 13, 2012Publication date: July 19, 2012Inventors: Dennis SINITSKY, Tao SHUI
-
Patent number: 7944277Abstract: In one embodiment, the present invention includes a circuit for suppressing noise with adaptive charge-pump regulation. The circuit comprises an oscillator circuit, a charge pump, an amplifier, a current mirror, and a filter. The charge-pump receives an oscillating signal and provides an output voltage. The amplifier is responsive to the output voltage and a reference voltage and provides a control signal. The control signal alters a frequency of the oscillator and the output voltage is responsive to this frequency. The current mirror and filter suppress a noise component of the output voltage. The current mirror provides a supply current to a regulator loop. The regulator loop is operable to generate a consistent regulator voltage. In this manner, the adaptive charge-pump allows for a more consistent, noise free, regulator voltage.Type: GrantFiled: December 19, 2008Date of Patent: May 17, 2011Assignee: Marvell International Ltd.Inventors: Dennis Sinitsky, Shafiq M. Jamal
-
Patent number: 7919367Abstract: A non-volatile memory cell with increased charge retention is fabricated on the same substrate as logic devices using a single-gate conventional logic process. A silicide-blocking dielectric structure is formed over a floating gate of the NVM cell, thereby preventing silicide formation over the floating gate, while allowing silicide formation over the logic devices. Silicide spiking and bridging are prevented in the NVM cell, as silicide-blocking dielectric structure prevents silicide metal from coming in contact with the floating gate or adjacent sidewall spacers. The silicide-blocking dielectric layer may expose portions of the active regions of the NVM cell, away from the floating gate and adjacent sidewall spacers, thereby enabling silicide formation on these portions. Alternately, the silicide-blocking dielectric layer may cover the active regions of the NVM cell during silicide formation. In this case, silicide-blocking dielectric layer may be thinned or removed after silicide formation.Type: GrantFiled: January 28, 2008Date of Patent: April 5, 2011Assignee: MoSys, Inc.Inventors: Gang-feng Fang, Dennis Sinitsky, Wingyu Leung
-
Patent number: 7768343Abstract: A start-up circuit for a bandgap reference circuit includes a sampling circuit for sampling current through a diode in one of first and second diode/resistor networks that respectively provide complementary PTAT and CTAT characteristics in the bandgap reference, and a current injection circuit to inject current to a PMOS bus of the bandgap reference if the sampled current is not higher than a pre-designated low value. By virtue of this operation, since current through the diode itself is sampled, the start-up circuit ensures that current through the sampled diode is higher than the pre-designated low value, thereby leading to rapid start-up of the bandgap reference to a stable operating point.Type: GrantFiled: June 18, 2007Date of Patent: August 3, 2010Assignee: Marvell International Ltd.Inventor: Dennis Sinitsky
-
Patent number: 7671401Abstract: A method, apparatus, and system in which an embedded memory fabricated in accordance with a conventional logic process includes one or more electrically-alterable non-volatile memory cells, each having a programming transistor, a read transistor and a control capacitor, which share a common floating gate electrode. The under-diffusion of the source/drain regions of the programming transistor and control capacitor are maximized. In one embodiment, the source/drain regions of the programming transistor are electrically shored by transistor punch-through (or direct contact).Type: GrantFiled: October 28, 2005Date of Patent: March 2, 2010Assignee: Mosys, Inc.Inventors: Gang-feng Fang, Dennis Sinitsky, Wingyu Leung