Patents by Inventor Derek Bernardon
Derek Bernardon has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250070770Abstract: A power electronics device includes first and second semiconductor dies. The first die includes: a main GaN power transistor; a first GaN current sense transistor having a source electrically connected to a second current sense terminal; a second GaN current sense transistor; a diode device electrically connected in series between the drains of the main GaN power transistor and second GaN current sense transistor; and a voltage protection device electrically connecting the drain of the second GaN current sense transistor to a first current sense terminal. The second die includes current sense and short circuit detection circuits electrically connected to the current sense terminals. The short circuit detection circuit detects when the drain current of the main GaN power transistor exceeds a predetermined value and when the main GaN power transistor is in saturation.Type: ApplicationFiled: August 25, 2023Publication date: February 27, 2025Inventors: Derek Bernardon, Thomas Ferianz, Filipe Esteves Tavora
-
Patent number: 12176887Abstract: A power stage includes: a first transformer; a second transformer; a third transformer; a GaN (gallium nitride) enhancement mode power transistor configured to conduct a load current when driven by a gate current derived from energy transferred by the first transformer; a GaN depletion mode transistor configured to turn off the GaN enhancement mode power transistor absent a threshold voltage applied across a gate and a source of the GaN depletion mode transistor; a voltage clamping device or circuit configured to turn off the GaN depletion mode transistor when reverse biased by a bias current derived from energy transferred by the second transformer; and a GaN enhancement mode transistor configured to turn on the GaN depletion mode transistor when driven by a gate current derived from energy transferred by the third transformer.Type: GrantFiled: October 17, 2022Date of Patent: December 24, 2024Assignee: Infineon Technologies Austria AGInventors: Derek Bernardon, Thomas Ferianz, Kennith Kin Leong
-
Patent number: 12160175Abstract: A voltage converter is provided. The voltage converter comprises a switching circuit that includes a first pair of switches and a second pair of switches. The voltage converter comprises a transformer having a magnetizing inductance and a leakage inductance that are a function of a windings ratio of the transformer. The voltage converter comprises a capacitor coupled to the transformer and the switching circuit. The voltage converter comprises a switch control circuit configured to generate a frequency for controlling the first pair of switches and the second pair of switches. The frequency is set of a value to control the pairs of switches so that a peak capacitor voltage of the capacitor is a factor of an output voltage of the voltage converter and the windings ratio of the transformer.Type: GrantFiled: June 3, 2022Date of Patent: December 3, 2024Assignee: INFINEON TECHNOLOGIES AUSTRIA AGInventor: Derek Bernardon
-
Patent number: 12130311Abstract: Current sense circuitry includes: a current mirror circuit for sensing a power transistor current; a capacitor directly connected to the current mirror circuit at a first node; and a comparator circuit having a first input electrically connected to an input terminal of the current mirror circuit, a second input electrically connected to a drain or source terminal of the power transistor, and an output that is in a first state when a voltage at the first input is higher than a voltage at the second input and in a second state when the voltage at the first input is lower than the voltage at the second input. Current is sourced to the first node if the power transistor is on and the comparator output is in the second state, and sunk from the first node if the power transistor is on and the comparator output is in the first state.Type: GrantFiled: December 14, 2022Date of Patent: October 29, 2024Assignee: Infineon Technologies Austria AGInventors: Derek Bernardon, Thomas Ferianz
-
Publication number: 20240313658Abstract: An isolated DC/DC converter includes: a transformer having a primary side and a secondary side; an inverter configured to change a DC input voltage (Vin) to an AC current for energizing the primary side of the transformer; a capacitor in series with the primary side of the transformer; and a controller configured to operate the inverter in a first mode such that the capacitor pre-charges to |Vin| before the controller receives a turn ON command, the capacitor charges to X*|Vin| during a first part of a first switching cycle after the controller receives the turn ON command where X>1, and the capacitor voltage resonates with a magnetizing inductance of the primary side of the transformer during a second part of the first switching cycle. A power electronics device that includes the isolated DC/DC converter is also described.Type: ApplicationFiled: March 13, 2023Publication date: September 19, 2024Inventor: Derek Bernardon
-
Publication number: 20240203981Abstract: A GaN (gallium nitride) die comprises: a first current sense terminal; a second current sense terminal; a main GaN power transistor; a GaN current sense transistor having a source electrically connected to a source of the main GaN power transistor; a diode device electrically connected in series between a drain of the main GaN power transistor and a drain of the GaN current sense transistor; a first voltage protection device electrically connecting the drain of the main GaN power transistor to the first sense terminal; and a second voltage protection device electrically connecting the drain of the GaN current sense transistor to the second sense terminal. A power electronics device that includes the GaN die is also described.Type: ApplicationFiled: December 14, 2022Publication date: June 20, 2024Inventors: Derek Bernardon, Thomas Ferianz
-
Publication number: 20240201231Abstract: Current sense circuitry includes: a current mirror circuit for sensing a power transistor current; a capacitor directly connected to the current mirror circuit at a first node; and a comparator circuit having a first input electrically connected to an input terminal of the current mirror circuit, a second input electrically connected to a drain or source terminal of the power transistor, and an output that is in a first state when a voltage at the first input is higher than a voltage at the second input and in a second state when the voltage at the first input is lower than the voltage at the second input. Current is sourced to the first node if the power transistor is on and the comparator output is in the second state, and sunk from the first node if the power transistor is on and the comparator output is in the first state.Type: ApplicationFiled: December 14, 2022Publication date: June 20, 2024Inventors: Derek Bernardon, Thomas Ferianz
-
Publication number: 20240128967Abstract: A power stage includes: a first transformer; a second transformer; a third transformer; a GaN (gallium nitride) enhancement mode power transistor configured to conduct a load current when driven by a gate current derived from energy transferred by the first transformer; a GaN depletion mode transistor configured to turn off the GaN enhancement mode power transistor absent a threshold voltage applied across a gate and a source of the GaN depletion mode transistor; a voltage clamping device or circuit configured to turn off the GaN depletion mode transistor when reverse biased by a bias current derived from energy transferred by the second transformer; and a GaN enhancement mode transistor configured to turn on the GaN depletion mode transistor when driven by a gate current derived from energy transferred by the third transformer.Type: ApplicationFiled: October 17, 2022Publication date: April 18, 2024Inventors: Derek Bernardon, Thomas Ferianz, Kennith Kin Leong
-
Publication number: 20230396174Abstract: A voltage converter is provided. The voltage converter comprises a switching circuit that includes a first pair of switches and a second pair of switches. The voltage converter comprises a transformer having a magnetizing inductance and a leakage inductance that are a function of a windings ratio of the transformer. The voltage converter comprises a capacitor coupled to the transformer and the switching circuit. The voltage converter comprises a switch control circuit configured to generate a frequency for controlling the first pair of switches and the second pair of switches. The frequency is set of a value to control the pairs of switches so that a peak capacitor voltage of the capacitor is a factor of an output voltage of the voltage converter and the windings ratio of the transformer.Type: ApplicationFiled: June 3, 2022Publication date: December 7, 2023Inventor: Derek BERNARDON
-
Patent number: 11777497Abstract: A circuit, which might be a full-bridge driver circuit, comprises a first PMOS high-side transistor device and a first NMOS low-side transistor device. The circuit further comprises turn-on circuitry configured to turn on the first PMOS high-side transistor device while simultaneously turning on the first NMOS low-side transistor device, by routing charge stored in a gate of the first PMOS high-side transistor device to a gate of the first NMOS low-side transistor device, to charge the gate of the first NMOS low-side transistor device.Type: GrantFiled: March 29, 2022Date of Patent: October 3, 2023Assignee: Infineon Technologies Austria AGInventor: Derek Bernardon
-
Patent number: 10103724Abstract: A parameter is compared to a lower threshold. The parameter is a gate-to-source voltage that is associated with a first transistor or a drain current that is associated with the first transistor. The first transistor is a field effect transistor, and the first transistor is a power device. If one or more of at least one supplemental transistor is coupled to the first transistor, and the parameter is less than the lower threshold, a plurality of switches is controlled to decouple at least one of the at least one supplemental transistor from the first transistor.Type: GrantFiled: April 25, 2016Date of Patent: October 16, 2018Assignee: Infineon Technologies AGInventor: Derek Bernardon
-
Patent number: 10031541Abstract: In one example, a circuit includes a pass module, a first sensing module, a second sensing module, a decision module, and a control module. The pass module is configured to modify, based on a control signal, a resistance of a channel that electrically connects an input voltage and a load. The first sensing module is configured to generate a first sensed current. The second sensing module is configured to generate a second sensed current. The decision module is configured to generate a first decision current, generate a second decision current, and generate a composite sensed current based on a summation of the first decision current, the second decision current, the first sensed current, and the second sensed current. The control module is configured to generate the control signal based on the composite sensed current.Type: GrantFiled: July 5, 2017Date of Patent: July 24, 2018Assignee: Infineon Technologies AGInventor: Derek Bernardon
-
Patent number: 10012154Abstract: An engine control system operates to communicate via a sensor link with one or more sensors in a vehicle based on different communication protocols. The sensors alter communication protocols for communicating via the sensor link to an engine control unit to reduce or increase a current consumption according to one or more predetermined criteria. In response to a predetermine threshold of one or more of the predetermined criteria being satisfied, a sensor communicates in a first communication protocol as opposed to a second communication protocol while operating to communicate a current signal or a modulated current signal.Type: GrantFiled: November 13, 2014Date of Patent: July 3, 2018Assignee: Infineon Technologies AGInventors: David Levy, Derek Bernardon
-
Patent number: 9995793Abstract: According to an embodiment, a system includes a switching regulator and an electrochemical storage test circuit. The switching regulator is coupled to a power supply input and configured to supply a regulated voltage to a regulated supply terminal that is configured to be coupled to a device. The electrochemical storage test circuit is configured to be coupled to an electrochemical storage unit. The electrochemical storage test circuit includes a bidirectional switch with a first switch terminal coupled to the regulated supply terminal, a second switch terminal configured to be coupled to the electrochemical storage unit, and a switch control terminal. The electrochemical storage test circuit also includes a built-in self-test (BIST) circuit configured to be coupled to the electrochemical storage unit and to the switch control terminal.Type: GrantFiled: June 5, 2017Date of Patent: June 12, 2018Assignee: INFINEON TECHNOLOGIES AGInventor: Derek Bernardon
-
Patent number: 9941789Abstract: A method may comprise receiving a first clock signal; receiving a digital duty cycle value; using the first clock signal and digital duty cycle value to generate a digital pulse width modulation (DPWM) signal having a plurality of discrete steps to control a switch of a switched-mode power supply; and using a voltage control circuit to modify a duration of each of the plurality of discrete steps of the DPWM signal, wherein the voltage control circuit is configured to receive an analog voltage input.Type: GrantFiled: November 2, 2015Date of Patent: April 10, 2018Assignee: Infineon Technologies AGInventor: Derek Bernardon
-
Patent number: 9874888Abstract: In one example, a circuit includes a voltage source, a pass module, a differential amplifier module, and a control module. The pass module is configured to electronically couple, using a channel having a resistance, the voltage source and a load and to modify the resistance of the channel based on a control signal. The differential amplifier module is configured to generate a differential signal based on a comparison of a voltage reference and a representation of a voltage at the load. The control signal is based on the differential signal. The control module is configured to generate the representation of the voltage at the load according to a transfer function. The transfer function includes a zero positioned substantially at a crossover frequency of the transfer function.Type: GrantFiled: June 8, 2016Date of Patent: January 23, 2018Assignee: Infineon Technologies AGInventor: Derek Bernardon
-
Publication number: 20170357278Abstract: In one example, a circuit includes a voltage source, a pass module, a differential amplifier module, and a control module. The pass module is configured to electronically couple, using a channel having a resistance, the voltage source and a load and to modify the resistance of the channel based on a control signal. The differential amplifier module is configured to generate a differential signal based on a comparison of a voltage reference and a representation of a voltage at the load. The control signal is based on the differential signal. The control module is configured to generate the representation of the voltage at the load according to a transfer function. The transfer function includes a zero positioned substantially at a crossover frequency of the transfer function.Type: ApplicationFiled: June 8, 2016Publication date: December 14, 2017Inventor: Derek Bernardon
-
Publication number: 20170310317Abstract: A parameter is compared to a lower threshold. The parameter is a gate-to-source voltage that is associated with a first transistor or a drain current that is associated with the first transistor. The first transistor is a field effect transistor, and the first transistor is a power device. If one or more of at least one supplemental transistor is coupled to the first transistor, and the parameter is less than the lower threshold, a plurality of switches is controlled to decouple at least one of the at least one supplemental transistor from the first transistor.Type: ApplicationFiled: April 25, 2016Publication date: October 26, 2017Inventor: Derek Bernardon
-
Publication number: 20170269166Abstract: According to an embodiment, a system includes a switching regulator and an electrochemical storage test circuit. The switching regulator is coupled to a power supply input and configured to supply a regulated voltage to a regulated supply terminal that is configured to be coupled to a device. The electrochemical storage test circuit is configured to be coupled to an electrochemical storage unit. The electrochemical storage test circuit includes a bidirectional switch with a first switch terminal coupled to the regulated supply terminal, a second switch terminal configured to be coupled to the electrochemical storage unit, and a switch control terminal. The electrochemical storage test circuit also includes a built-in self-test (BIST) circuit configured to be coupled to the electrochemical storage unit and to the switch control terminal.Type: ApplicationFiled: June 5, 2017Publication date: September 21, 2017Inventor: Derek Bernardon
-
Patent number: 9728986Abstract: In various embodiments a circuit is provided including: an input terminal to receive an input voltage; a switch, a first controlled input of which being coupled to the input terminal; an inductor, a first terminal of which may be coupled in series to a second controlled input of the switch; a freewheeling diode, wherein a first diode terminal may be coupled with the second controlled input of the switch and with the first terminal of the inductor, and wherein a second diode terminal may be coupled with a reference potential; a capacitor coupled with a second terminal of the inductor; and a controller configured to operate the switch and the inductor in continuous current mode to charge the capacitor.Type: GrantFiled: March 14, 2014Date of Patent: August 8, 2017Assignee: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Derek Bernardon, Hubert Rothleitner