Patents by Inventor Devesh Bhatt
Devesh Bhatt has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11260055Abstract: The present invention relates to an oral pharmaceutical composition, particularly a tablet, comprising an active ingredient lurasidone or its pharmaceutically acceptable salt(s) or solvate(s) thereof and one or more pharmaceutical excipient(s); and a process for its preparation.Type: GrantFiled: January 10, 2018Date of Patent: March 1, 2022Assignee: PIRAMAL ENTERPRISES LIMITEDInventors: Tejas Shah, Milan B. Agrawal, Narendra Patel, Devesh Bhatt, Umesh Barabde, Vipan Dhall
-
Publication number: 20200046695Abstract: The present invention relates to an oral pharmaceutical composition, particularly a tablet, comprising an active ingredient lurasidone or its pharmaceutically acceptable salt(s) or solvate(s) thereof and one or more pharmaceutical excipient(s); and a process for its preparation.Type: ApplicationFiled: January 10, 2018Publication date: February 13, 2020Applicant: PIRAMAL ENTERPRISES LIMITEDInventors: Tejas SHAH, Milan B. AGRAWAL, Narendra PATEL, Devesh BHATT, Umesh BARABDE, Vipan DHALL
-
Patent number: 9098619Abstract: A method for automated error detection and verification of software comprises providing a model of the software, the model including one or more model inputs and one or more model outputs, and a plurality of blocks embedded within the model each with an associated block type, the block types each having a plurality of associated block-level requirements. The method further comprises topologically propagating from the model inputs, a range of signal values or variable values, and error bounds, across computational semantics of all the blocks to the model outputs. Each behavior pivot value for a given block is identified and examined to determine if modifying or extending the propagated range by the error bound will or may cause a signal value to fall on either side of the behavioral pivot value. All occurrences of the signal value that will or may fall on either side of the behavioral pivot value are reported.Type: GrantFiled: November 18, 2010Date of Patent: August 4, 2015Assignee: Honeywell International Inc.Inventors: Devesh Bhatt, David V. Oglesby, Kirk A. Schloegel, Gabor Madl
-
Patent number: 9063672Abstract: Systems and methods for verifying model equivalence are provided. In one implementation, a system includes: a memory device that stores a reference model (RM) and comparison model (CM), wherein the CM and the RM are constrained by a set of rules; and a processing unit that generates a reference model representation (RMR) from the RM and stores the RMR on the memory device; the processing unit further generates a comparison model representation (CMR) from the comparison model (CM) and stores the CMR on the memory device, wherein the processing unit further to: verifies that the CMR compatibly implements the RMR; verifies that a CM data flow diagram derived from the CMR compatibly implements a RM data flow diagram derived from the RMR; and verifies that every CM semantic unit implements a behavior that corresponds to a RM semantic unit and every RM semantic unit is accounted for in the CM.Type: GrantFiled: July 11, 2011Date of Patent: June 23, 2015Assignee: Honeywell International Inc.Inventors: Gabor Madl, David V. Oglesby, Kuntal Chakraborty, Devesh Bhatt, Stephen Otis Hickman
-
Patent number: 9027001Abstract: A system for verifying that a comparison model having folded expressions matches a reference model includes at least one memory device that stores a reference model and a comparison model, wherein the comparison model was previously generated based on the reference model. The reference model adheres to a first set of syntax and semantics, wherein the reference model includes a plurality of first expressions, each of the first expressions including a first operator and a first operand. The comparison model adheres to a second set of syntax and semantics, wherein the comparison model includes a second expression, the second expression including a second operator and a second operand. The system further includes a processing unit configured to match the second expression with the plurality of first expressions.Type: GrantFiled: July 10, 2012Date of Patent: May 5, 2015Assignee: Honeywell International Inc.Inventors: Arvind Easwaran, Gabor Madl, David V. Oglesby, Devesh Bhatt
-
Patent number: 8984488Abstract: Systems and methods for type and range propagation through data flow models are provided. In one embodiment, a test generating system for processing data flow diagrams, the system comprises: a processor programmed to perform a test generation process; and at least one memory device coupled to the processor, the at least one memory device including a data flow diagram. The test generation process computes range information and data type information for outputs of one or more functional blocks defined by the data flow diagram by applying transformations to input range information for inputs of each of the one or more functional blocks. The transformations are at least in part performed by applying specific mathematical and functional effects that are pre-defined for each of the one or more functional blocks based on block type.Type: GrantFiled: January 14, 2011Date of Patent: March 17, 2015Assignee: Honeywell International Inc.Inventors: Devesh Bhatt, Steve Hickman, Manish Patodi, David V. Oglesby, Kirk Schloegel
-
Patent number: 8984343Abstract: Embodiments of the present subject matter can enable the analysis of signal value errors for system models. In an example, signal value errors can be propagated through the functional blocks of a system model to analyze possible effects as the signal value errors impact incident functional blocks. This propagation of the errors can be applicable to many models of computation including avionics models, synchronous data flow, and Kahn process networks.Type: GrantFiled: June 24, 2011Date of Patent: March 17, 2015Assignee: Honeywell International Inc.Inventors: Kirk Schloegel, Devesh Bhatt, David V. Oglesby, Gabor Madl
-
Patent number: 8661424Abstract: A code generation system comprises a model analyzer configured to identify data dependencies in a data flow diagram that describes functional behavior of an application, wherein the model analyzer is further configured to compute a data and computation map based on the data dependencies and to compute one or more implementation constraints; a model partitioner configured to compute one or more partition boundaries based on the data and computation map and the one or more implementation constraints; and a code generator configured to generate parallelized code based on the data flow diagram, the one or more implementation constraints, and the one or more partition boundaries, wherein the code generator is configured to map the code corresponding to each partition defined by the one or more partition boundaries to one of a plurality of cores of a multi-core processor, and to generate inter-core communication code for at least one line of the data and computation map crossed by the one or more partition boundariType: GrantFiled: September 2, 2010Date of Patent: February 25, 2014Assignee: Honeywell International Inc.Inventors: Kirk Schloegel, Devesh Bhatt
-
Publication number: 20140019943Abstract: A system for verifying that a comparison model having folded expressions matches a reference model includes at least one memory device that stores a reference model and a comparison model, wherein the comparison model was previously generated based on the reference model. The reference model adheres to a first set of syntax and semantics, wherein the reference model includes a plurality of first expressions, each of the first expressions including a first operator and a first operand. The comparison model adheres to a second set of syntax and semantics, wherein the comparison model includes a second expression, the second expression including a second operator and a second operand. The system further includes a processing unit configured to match the second expression with the plurality of first expressions.Type: ApplicationFiled: July 10, 2012Publication date: January 16, 2014Applicant: HONEYWELL INTERNATIONAL INC.Inventors: Arvind Easwaran, Gabor Madl, David V. Oglesby, Devesh Bhatt
-
Patent number: 8423879Abstract: A test generator and methods for generating tests from a hybrid diagram are provided. A hybrid diagram is a diagram that primarily uses one higher-level semantic notation with portions utilizing one or more secondary higher-level semantic notations. Example higher-level semantic notations are statechart notation and data-flow notation. A test generator processes the hybrid diagram without reducing the higher-level semantic constructs to lower-level semantic constructs. The test generator generates test-generation templates as needed based on the higher-level semantic model used in the diagram. The test generator uses the test-generation templates to generate tests for a system-performing device specified by the diagram. The generated tests may be executed automatically by a test driver or manually by a human tester.Type: GrantFiled: October 8, 2008Date of Patent: April 16, 2013Assignee: Honeywell International Inc.Inventors: Devesh Bhatt, Kirk Schloegel, Stephen O Hickman, David Oglesby
-
Patent number: 8407800Abstract: A method for detecting, analyzing, and mitigating vulnerabilities in software is provided. The method includes determining whether one or more vulnerabilities are present in one or more target software components, determining whether any detected vulnerabilities are fixable, and fixing the detected vulnerabilities that are fixable in code or in associated models used to generate code. A vulnerability-covering code is generated when one or more of the detected vulnerabilities are not fixable. A determination is then made whether there are any remaining vulnerabilities in the vulnerability-covering code. A vulnerability-aware diverse code is generated when there are one or more remaining vulnerabilities to obfuscate the remaining vulnerabilities.Type: GrantFiled: November 24, 2009Date of Patent: March 26, 2013Assignee: Honeywell International Inc.Inventors: Kirk A. Schloegel, Devesh Bhatt
-
Publication number: 20130019224Abstract: Systems and methods for verifying model equivalence are provided. In one implementation, a system includes: a memory device that stores a reference model (RM) and comparison model (CM), wherein the CM and the RM are constrained by a set of rules; and a processing unit that generates a reference model representation (RMR) from the RM and stores the RMR on the memory device; the processing unit further generates a comparison model representation (CMR) from the comparison model (CM) and stores the CMR on the memory device, wherein the processing unit further to: verifies that the CMR compatibly implements the RMR; verifies that a CM data flow diagram derived from the CMR compatibly implements a RM data flow diagram derived from the RMR; and verifies that every CM semantic unit implements a behavior that corresponds to a RM semantic unit and every RM semantic unit is accounted for in the CM.Type: ApplicationFiled: July 11, 2011Publication date: January 17, 2013Applicant: Honeywell International Inc.Inventors: Gabor Madl, David V. Oglesby, Kuntal Chakraborty, Devesh Bhatt, Stephen Otis Hickman
-
Patent number: 8307342Abstract: An apparatus and methods for generating a plurality of output test vectors from a statechart are provided. The statechart may specify requirements of a system function to be executed by a system-performing device. The statechart comprises a plurality of states, a plurality of transitions, and a plurality of variables. A forward-propagation pass through the statechart may be performed to generate a plurality of forward-reached-transition environments. A backward-propagation pass through the statechart may be performed to generate a plurality of backward-reached-transition environments. The plurality of output test vectors is generated from the plurality of forward-reached-transition environments and/or the plurality of backward-reached-transition environments. A test driver may execute a plurality of tests on the system-performing device, wherein the plurality of tests are based on the plurality of output test vectors.Type: GrantFiled: June 10, 2008Date of Patent: November 6, 2012Assignee: Honeywell International Inc.Inventors: David Oglesby, Kirk Schloegel, Devesh Bhatt, Stephen O. Hickman
-
Publication number: 20120210173Abstract: Embodiments of the present subject matter can enable the analysis of signal value errors for system models. In an example, signal value errors can be propagated through the functional blocks of a system model to analyze possible effects as the signal value errors impact incident functional blocks. This propagation of the errors can be applicable to many models of computation including avionics models, synchronous data flow, and Kahn process networks.Type: ApplicationFiled: June 24, 2011Publication date: August 16, 2012Applicant: HONEYWELL INTERNATIONAL, INC.Inventors: Kirk Schloegel, Devesh Bhatt, David V. Oglesby, Gabor Madl
-
Publication number: 20120185729Abstract: Systems and methods for type and range propagation through data flow models are provided. In one embodiment, a test generating system for processing data flow diagrams, the system comprises: a processor programmed to perform a test generation process; and at least one memory device coupled to the processor, the at least one memory device including a data flow diagram. The test generation process computes range information and data type information for outputs of one or more functional blocks defined by the data flow diagram by applying transformations to input range information for inputs of each of the one or more functional blocks. The transformations are at least in part performed by applying specific mathematical and functional effects that are pre-defined for each of the one or more functional blocks based on block type.Type: ApplicationFiled: January 14, 2011Publication date: July 19, 2012Applicant: HONEYWELL INTERNATIONAL INC.Inventors: Devesh Bhatt, Steve Hickman, Manish Patodi, David V. Oglesby, Kirk Schloegel
-
Publication number: 20120060145Abstract: A code generation system comprises a model analyzer configured to identify data dependencies in a data flow diagram that describes functional behavior of an application, wherein the model analyzer is further configured to compute a data and computation map based on the data dependencies and to compute one or more implementation constraints; a model partitioner configured to compute one or more partition boundaries based on the data and computation map and the one or more implementation constraints; and a code generator configured to generate parallelized code based on the data flow diagram, the one or more implementation constraints, and the one or more partition boundaries, wherein the code generator is configured to map the code corresponding to each partition defined by the one or more partition boundaries to one of a plurality of cores of a multi-core processor, and to generate inter-core communication code for at least one line of the data and computation map crossed by the one or more partition boundariType: ApplicationFiled: September 2, 2010Publication date: March 8, 2012Applicant: HONEYWELL INTERNATIONAL INC.Inventors: Kirk Schloegel, Devesh Bhatt
-
Publication number: 20110258607Abstract: A method for automated error detection and verification of software comprises providing a model of the software, the model including one or more model inputs and one or more model outputs, and a plurality of blocks embedded within the model each with an associated block type, the block types each having a plurality of associated block-level requirements. The method further comprises topologically propagating from the model inputs, a range of signal values or variable values, and error bounds, across computational semantics of all the blocks to the model outputs. Each behavior pivot value for a given block is identified and examined to determine if modifying or extending the propagated range by the error bound will or may cause a signal value to fall on either side of the behavioral pivot value. All occurrences of the signal value that will or may fall on either side of the behavioral pivot value are reported.Type: ApplicationFiled: November 18, 2010Publication date: October 20, 2011Applicant: HONEYWELL INTERNATIONAL INC.Inventors: Devesh Bhatt, David V. Oglesby, Kirk A. Schloegel, Gabor Madl
-
Patent number: 8036805Abstract: A distributed engine control system is provided. The engine control system includes first and second engine data concentrators. Each of the first and second engine data concentrators include a processor module, a signal conditioning module coupled to the processor module, a data transfer module coupled to the processor module, and a data bus coupled between the first and second engine data concentrators and a hydro-mechanical unit (HMU).Type: GrantFiled: November 26, 2007Date of Patent: October 11, 2011Assignee: Honeywell International Inc.Inventors: Timothy D. Mahoney, Scot E. Griffiths, Larry J. Yount, Richard F. Hess, Brendan Hall, Devesh Bhatt, William M. McMahon, John Teager, Philip E. Rose
-
Publication number: 20110126288Abstract: A method for detecting, analyzing, and mitigating vulnerabilities in software is provided. The method includes determining whether one or more vulnerabilities are present in one or more target software components, determining whether any detected vulnerabilities are fixable, and fixing the detected vulnerabilities that are fixable in code or in associated models used to generate code. A vulnerability-covering code is generated when one or more of the detected vulnerabilities are not fixable. A determination is then made whether there are any remaining vulnerabilities in the vulnerability-covering code. A vulnerability-aware diverse code is generated when there are one or more remaining vulnerabilities to obfuscate the remaining vulnerabilities.Type: ApplicationFiled: November 24, 2009Publication date: May 26, 2011Applicant: HONEYWELL INTERNATIONAL INC.Inventors: Kirk A. Schloegel, Devesh Bhatt
-
Publication number: 20100192128Abstract: An electronic system for test generation is disclosed. The system comprises a source code generator, a test generator, and a code and test equivalence indicator, each of which take functional requirements of a design model as input. The test generator generates test cases for a first test set and a second test set, where the first test set comprises a target source code without references to test points in the source code and the second test set comprises a test equivalent source code that references the test points of the source code. The code and test equivalency indicator generates test metrics for the first and second test sets and comparatively determines whether the target source code is functionally identical to the test equivalent source code based on an analysis of the test metrics and a comparison of the target and the test equivalent source codes.Type: ApplicationFiled: January 27, 2009Publication date: July 29, 2010Applicant: HONEYWELL INTERNATIONAL INC.Inventors: Kirk A. Schloegel, Devesh Bhatt, Steve Hickman, David V. Oglesby, Manish Patodi, VenkataRaman Perivela, Rachana Labh