Patents by Inventor DEXIN KONG
DEXIN KONG has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11956975Abstract: Structures and methods are provided for integrating a resistance random access memory (ReRAM) in a back-end-on-the-line (BEOL) fat wire level. In one embodiment, a ReRAM device area contact structure is provided in the BEOL fat wire level that has at least a lower via portion that contacts a surface of a top electrode of a ReRAM device area ReRAM-containing stack. In other embodiments, a tall ReRAM device area bottom electrode is provided in the BEOL fat wire level and embedded in a dielectric material stack that includes a dielectric capping layer and an interlayer dielectric material layer.Type: GrantFiled: September 16, 2021Date of Patent: April 9, 2024Assignee: International Business Machines CorporationInventors: Soon-Cheon Seo, Dexin Kong, Takashi Ando, Paul Charles Jamison, Hiroyuki Miyazoe, Youngseok Kim, Nicole Saulnier, Vijay Narayanan, Iqbal Rashid Saraf
-
Patent number: 11937522Abstract: A semiconductor device with resistive memory includes a bottom electrode disposed on a base structure, the bottom electrode having a structure that tapers up from the base structure to a tip of the bottom electrode. The semiconductor device also includes sidewall spacers on the sides of the bottom electrode, an interlayer dielectric deposition (ILD) outside the sidewall spacers, and a top dielectric layer disposed over the bottom electrode, and the sidewall spacers. The semiconductor device further includes a top electrode deposited over the bottom electrode within the sidewall spacers. A filament formation region is formed at the tip of the bottom electrode.Type: GrantFiled: May 10, 2021Date of Patent: March 19, 2024Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Dexin Kong, Takashi Ando, Kangguo Cheng, Juntao Li
-
Patent number: 11879131Abstract: A use of a ZmSBP12 gene in the regulation of drought resistance, plant height, and ear height of Zea mays L. is provided. After the ZmSBP12 gene is over-expressed in Zea mays L., the resulting Zea mays L. mutant plant exhibits increased drought resistance and decreased plant and ear heights. The overexpression of the ZmSBP12 gene leads to increased drought resistance and decreased plant and ear heights, indicating that the ZmSBP12 gene plays a crucial role in the drought resistance and plant type (plant height) of Zea mays L. The expression abundance of the ZmSBP12 gene is increased to improve the drought resistance of Zea mays L. and reduce the plant and ear heights of Zea mays L., which can be used for the assisted breeding of novel drought-resistant and lodging-resistant Zea mays L. varieties and the breeding of excellent inbred lines and hybrids of Zea mays L.Type: GrantFiled: October 21, 2020Date of Patent: January 23, 2024Assignees: SOUTH CHINA AGRICULTURAL UNIVERSITY, BIOTECHNOLOGY RESEARCH INSTITUTE, CHINESE ACADEMY OF AGRICULTURAL SCIENCESInventors: Haiyang Wang, Yurong Xie, Bingbing Zhao, Baobao Wang, Yongping Zhao, Dexin Kong, Quanquan Li, Yaoyao Li
-
Patent number: 11877524Abstract: Methods of forming a settable resistance device, settable resistance devices, and neuromorphic computing devices include isotropically etching a stack of layers, the stack of layers having an insulator layer in contact with a conductor layer, to selectively form divots in exposed sidewalls of the conductor layer. The stack of layers is isotropically etched to selectively form divots in exposed sidewalls of the insulator layer, thereby forming a tip at an interface between the insulator layer and the conductor layer. A dielectric layer is formed over the stack of layers to cover the tip. An electrode is formed over the dielectric layer, such that the dielectric layer is between the electrode and the tip.Type: GrantFiled: September 8, 2021Date of Patent: January 16, 2024Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Juntao Li, Kangguo Cheng, Dexin Kong, Zheng Xu
-
Patent number: 11856878Abstract: A high-density resistive random-access memory array with self-aligned bottom electrode contact includes a plurality of electrically conductive structures embedded in an interconnect dielectric material layer, a bottom electrode selectively grown over, and electrically connected to, each of the electrically conductive structures with the bottom electrode above an electrically conductive structure being separated from the bottom electrode above another electrically conductive structure by a first dielectric filling layer, the bottom electrode having a semi-circular shape. The array further includes a resistive random-access memory pillar disposed above the bottom electrode.Type: GrantFiled: November 6, 2021Date of Patent: December 26, 2023Assignee: International Business Machines CorporationInventors: Dexin Kong, Ekmini Anuja De Silva, Ashim Dutta, Daniel Schmidt
-
Patent number: 11812675Abstract: Embodiments disclosed herein include an RRAM cell. The RRAM cell may include a first nanowire electrically connected to a first wordline electrode. The nanowire may include a first sharpened point distal from the first wordline electrode. The RRAM cell may also include a metal contact electrically connected to a bitline electrode and a high-? dielectric layer directly between the nanowire and the metal contact.Type: GrantFiled: September 21, 2021Date of Patent: November 7, 2023Assignee: International Business Machines CorporationInventors: Juntao Li, Kangguo Cheng, Dexin Kong, Zheng Xu
-
Patent number: 11751492Abstract: A memory device is provided. The memory device includes a memory stack on a first dielectric layer, and a sidewall spacer on the memory stack. The memory device further includes a conductive cap on the sidewall spacer and the memory stack and an upper metal line on the conductive cap and the sidewall spacer, wherein the upper metal line wraps around the conductive cap, sidewall spacer, and memory stack.Type: GrantFiled: September 24, 2021Date of Patent: September 5, 2023Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Dexin Kong, Ashim Dutta, Ekmini Anuja De Silva, Daniel Schmidt
-
Publication number: 20230263077Abstract: Embodiments of the invention provide a resistive switching device that includes a metal interconnect electrode and a memory stack over the metal interconnect electrode. The memory stack includes a plurality of layers that includes a top electrode, a plasma-treated bottom electrode, and a dielectric layer between the top electrode and the plasma-treated bottom electrode. The plasma-treated bottom electrode includes a portion of a blanket bottom electrode layer. The plasma-treated bottom electrode further includes a current-conducting filament characteristic that results from a charge particle treatment applied to the blanket bottom electrode while a top surface of the blanket bottom electrode is exposed.Type: ApplicationFiled: February 3, 2023Publication date: August 17, 2023Inventors: TAKASHI ANDO, HIROYUKI MIYAZOE, EDUARD ALBERT CARTIER, BABAR KHAN, YOUNGSEOK KIM, DEXIN KONG, SOON-CHEON SEO, JOEL P. DE SOUZA
-
Publication number: 20230210025Abstract: A resistive memory includes: a bottom electrode; a first contact on the bottom electrode; a switching material pad on the first contact, wherein the switching material pad includes an oxide and a plurality of current conducting filaments in the oxide; a top electrode on the switching material pad; a plurality of sacrificial vias contacting the bottom electrode; a second contact that is connected to the bottom electrode; and a third contact that is connected to the top electrode.Type: ApplicationFiled: December 29, 2021Publication date: June 29, 2023Inventors: Youngseok Kim, Takashi Ando, Hiroyuki Miyazoe, Soon-Cheon Seo, Dexin Kong
-
Patent number: 11682582Abstract: A method of forming a transistor device is provided. The method includes forming a plurality of gate structures including a gate spacer and a gate electrode on a substrate, wherein the plurality of gate structures are separated from each other by a source/drain contact. The method further includes reducing the height of the gate electrodes to form gate troughs, and forming a gate liner on the gate electrodes and gate spacers. The method further includes forming a gate cap on the gate liner, and reducing the height of the source/drain contacts between the gate structures to form a source/drain trough. The method further includes forming a source/drain liner on the source/drain contacts and gate spacers, wherein the source/drain liner is selectively etchable relative to the gate liner, and forming a source/drain cap on the source/drain liner.Type: GrantFiled: October 29, 2021Date of Patent: June 20, 2023Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo Cheng, Juntao Li, Zhenxing Bi, Dexin Kong
-
Publication number: 20230189672Abstract: A phase change memory (PCM) device is provided. The PCM device includes a bottom electrode formed on a substrate, a heater electrode formed on the bottom electrode, the heater electrode having a tapered portion that becomes narrower in a direction away from the substrate. The PCM device also includes an interlayer dielectric (ILD) layer formed on the tapered portion of the heater electrode, the interlayer layer dielectric including an airgap that at least partially surrounds the tapered portion of the heater electrode. The PCM device also includes a phase change layer formed on the heater electrode, and a top electrode formed on the phase change layer.Type: ApplicationFiled: December 9, 2021Publication date: June 15, 2023Inventors: JUNTAO LI, KANGGUO CHENG, DEXIN KONG, RUILONG XIE
-
Patent number: 11665987Abstract: An approach to form a semiconductor structure with a multiple layer phase change material stack and four electrodes that functions as an integrated switch device. The semiconductor structure includes a sidewall spacer that is on two opposing sides of the multiple layer phase change material stack contacting an edge of each layer of the multiple layer phase change material stack. The semiconductor structure includes a pair of a first type of electrode, where each of the pair of the first type of electrode abuts each of the sidewall spacers on the two opposing sides of the multiple layer phase change material stack. A pair of a second type of electrode, where each of the second type of electrode abuts each of two other opposing sides of the multiple layer phase change material stack and contacts a heater material on outside portions of the multiple layer phase change material stack.Type: GrantFiled: March 4, 2021Date of Patent: May 30, 2023Assignee: International Business Machines CorporationInventors: Juntao Li, Kangguo Cheng, Dexin Kong, Zheng Xu
-
Publication number: 20230145961Abstract: A method of manufacturing a semiconducting device that includes forming first opening for forming bottom electrode hole in a first area of a semiconductor wafer; forming a deeper second opening for overlay/alignment hole in second area; depositing a bottom electrode metal layer filling the first opening to form a bottom electrode and partially filling the second opening. A layer of sacrificial material is then deposited above the bottom electrode layer and completely filling the second opening. A chemical-mechanical planarization process is performed to remove the -bottom electrode metal and -sacrificial layer, the -sacrificial material layer being removed above a surface defined atop the filled remaining portion above the second opening. The sacrificial layer material is removed in the remaining portion of the second opening. The second opening providing an overlay/alignment feature topography detectable for alignment by lithography and for overlay measurement on the overlay metrology tool.Type: ApplicationFiled: November 10, 2021Publication date: May 11, 2023Inventors: Soon-Cheon Seo, Dexin Kong, Muthumanickam Sankarapandian, Raghuveer Reddy Patlolla
-
Publication number: 20230144050Abstract: Semiconductor devices and methods for forming the semiconductor devices are described. An example semiconductor structure can include a substrate including a first electrode. The example semiconductor structure can further include a heater element directly contacting the first electrode in the substrate. The example semiconductor structure a phase change cell directly on the heater element. The sidewalls of the phase change cell can be encapsulated with a spacer. The example semiconductor structure a second electrode directly on the phase change cell and the spacer.Type: ApplicationFiled: November 5, 2021Publication date: May 11, 2023Inventors: Dexin Kong, Kangguo Cheng, Juntao Li, Zheng Xu
-
Publication number: 20230147958Abstract: A high-density resistive random-access memory array with self-aligned bottom electrode contact includes a plurality of electrically conductive structures embedded in an interconnect dielectric material layer, a bottom electrode selectively grown over, and electrically connected to, each of the electrically conductive structures with the bottom electrode above an electrically conductive structure being separated from the bottom electrode above another electrically conductive structure by a first dielectric filling layer, the bottom electrode having a semi-circular shape. The array further includes a resistive random-access memory pillar disposed above the bottom electrode.Type: ApplicationFiled: November 6, 2021Publication date: May 11, 2023Inventors: Dexin Kong, Ekmini Anuja De Silva, Ashim Dutta, Daniel Schmidt
-
Patent number: 11647680Abstract: Provided are embodiments for a semiconductor device. The semiconductor device includes a bottom electrode, wherein the bottom electrode is formed on a metal interconnect electrode, and a dielectric layer on a surface of the bottom electrode. The semiconductor device also includes a top electrode formed on a surface of the dielectric layer, wherein at least one of the top electrode or the bottom electrode is a plasma treated top electrode or plasma treated bottom electrode. Also provided are embodiments for a method of fabricating a resistive switching device where at least one of the plurality of layers of the memory stack is processed with a charge particle treatment.Type: GrantFiled: June 11, 2020Date of Patent: May 9, 2023Assignee: International Business Machines CorporationInventors: Takashi Ando, Hiroyuki Miyazoe, Eduard Albert Cartier, Babar Khan, Youngseok Kim, Dexin Kong, Soon-Cheon Seo, Joel P. De Souza
-
Publication number: 20230131932Abstract: A method, a system, and a non-transitory computer readable medium for measuring a local critical dimension uniformity of an array of two-dimensional structural elements, the method may include obtaining an acquired optical spectrometry spectrum of the array; feeding the acquired optical spectrometry spectrum of the array to a trained machine learning process, wherein the trained machine learning process is trained to map an optical spectrometry spectrum to an average critical dimension (CD) and a local critical dimension uniformity (LCDU); and outputting, by the trained machine learning process, the average CD and the LCDU of the array.Type: ApplicationFiled: February 23, 2021Publication date: April 27, 2023Applicants: NOVA LTD., INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Dexin KONG, DANIEL SCHMIDT, Aron J. CEPLER, Marjorie CHENG, Roy KORET, Igor TUROVETS
-
USE OF ZmSBP12 GENE IN REGULATION OF DROUGHT RESISTANCE, PLANT HEIGHT, AND EAR HEIGHT OF ZEA MAYS L.
Publication number: 20230117599Abstract: A use of a ZmSBP12 gene in the regulation of drought resistance, plant height, and ear height of Zea mays L. is provided. After the ZmSBP12 gene is over-expressed in Zea mays L., the resulting Zea mays L. mutant plant exhibits increased drought resistance and decreased plant and ear heights. The overexpression of the ZmSBP12 gene leads to increased drought resistance and decreased plant and ear heights, indicating that the ZmSBP12 gene plays a crucial role in the drought resistance and plant type (plant height) of Zea mays L. The expression abundance of the ZmSBP12 gene is increased to improve the drought resistance of Zea mays L. and reduce the plant and ear heights of Zea mays L., which can be used for the assisted breeding of novel drought-resistant and lodging-resistant Zea mays L. varieties and the breeding of excellent inbred lines and hybrids of Zea mays L.Type: ApplicationFiled: October 21, 2020Publication date: April 20, 2023Applicants: SOUTH CHINA AGRICULTURAL UNIVERSITY, BIOTECHNOLOGY RESEARCH INSTITUTE, CHINESE ACADEMY OF AGRICULTURAL SCIENCESInventors: Haiyang WANG, Yurong XIE, Bingbing ZHAO, Baobao WANG, Yongping ZHAO, Dexin KONG, Quanquan LI, Yaoyao LI -
Publication number: 20230099303Abstract: A memory device is provided. The memory device includes a memory stack on a first dielectric layer, and a sidewall spacer on the memory stack. The memory device further includes a conductive cap on the sidewall spacer and the memory stack and an upper metal line on the conductive cap and the sidewall spacer, wherein the upper metal line wraps around the conductive cap, sidewall spacer, and memory stack.Type: ApplicationFiled: September 24, 2021Publication date: March 30, 2023Inventors: Dexin Kong, Ashim Dutta, Ekmini Anuja De Silva, Daniel Schmidt
-
Publication number: 20230089257Abstract: Embodiments disclosed herein include an RRAM cell. The RRAM cell may include a first nanowire electrically connected to a first wordline electrode. The nanowire may include a first sharpened point distal from the first wordline electrode. The RRAM cell may also include a metal contact electrically connected to a bitline electrode and a high-? dielectric layer directly between the nanowire and the metal contact.Type: ApplicationFiled: September 21, 2021Publication date: March 23, 2023Inventors: Juntao Li, Kangguo Cheng, Dexin Kong, Zheng Xu