Patents by Inventor Dharmendra Saraswat
Dharmendra Saraswat has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240151921Abstract: An apparatus includes a substrate that includes one or more routing layers, and an optical module coupled to the substrate. The optical module includes a photonic integrated circuit (PIC) and electronic integrated circuit (EIC), wherein the photonic integrated circuit is at least partially embedded within the substrate. The apparatus further includes a fiber optic coupler coupled to at least one of the substrate or PIC, wherein the PIC is configured to transmit or receive an optical signal via the fiber optic coupler.Type: ApplicationFiled: January 17, 2024Publication date: May 9, 2024Inventors: Mayank Mayukh, Sam Zhao, Sam Karikalan, Reza Sharifi, Liming Tsau, Arun Ramakrishnan, Dharmendra Saraswat
-
Publication number: 20240145392Abstract: A substrate with differing dielectric constant materials is provided. The substrate includes a first ground plane, a second ground plane, a first conductive trace, a first material having a first dielectric constant, and a second material having a second dielectric constant. The first material is disposed between the first ground plane and the first conductive trace, and the second material is disposed between the second ground plane and at least part of the first conductive trace. The first dielectric constant is different from the second dielectric constant.Type: ApplicationFiled: October 31, 2022Publication date: May 2, 2024Inventors: Dharmendra Saraswat, Mayank Mayukh, Reza Sharifi, Sam Zhao, Kwok Cheung Tsang, Vincent Huang, Jevon Yu, Sam Karikalan, Arun Ramakrishnan, Liming Tsau
-
Publication number: 20240128156Abstract: A semiconductor device with a hybrid bonded interface having microfluidic channels is provided. The semiconductor device includes a first die comprising a first passivation layer, wherein the first passivation layer includes one or more first trenches, and a second die comprising a second passivation layer, wherein the second passivation layer includes one or more second trenches. The first die is bonded to the second die via hybrid copper-to-copper bonding, wherein the one or more first trenches and the one or more second trenches form one or more channels.Type: ApplicationFiled: October 14, 2022Publication date: April 18, 2024Inventors: Sam Karikalan, Sam Zhao, Mayank Mayukh, Liming Tsau, Arun Ramakrishnan, Dharmendra Saraswat, Reza Sharifi
-
Patent number: 11906802Abstract: An apparatus includes a substrate that includes one or more routing layers, and an optical module coupled to the substrate. The optical module includes a photonic integrated circuit (PIC) and electronic integrated circuit (EIC), wherein the photonic integrated circuit is at least partially embedded within the substrate. The apparatus further includes a fiber optic coupler coupled to at least one of the substrate or PIC, wherein the PIC is configured to transmit or receive an optical signal via the fiber optic coupler.Type: GrantFiled: May 10, 2022Date of Patent: February 20, 2024Assignee: Avago Technologies International Sales Pte. LimitedInventors: Mayank Mayukh, Sam Zhao, Sam Karikalan, Reza Sharifi, Liming Tsau, Arun Ramakrishnan, Dharmendra Saraswat
-
Publication number: 20240038641Abstract: Novel tools and techniques are provided for implementing a substrate with an elastomer layer. The substrate might include one or more interconnects and an elastomer layer comprising at least one conductor. In some instances, the at least one conductor of the elastomer layer couples to at least one of the one or more interconnects of the substrate. Additionally, the at least one conductor is configured to couple at least one of the one or more interconnects of the substrate to a circuit board.Type: ApplicationFiled: July 28, 2022Publication date: February 1, 2024Inventors: Dharmendra Saraswat, Sam Karikalan, Sam Zhao, Mayank Mayukh, Arun Ramakrishnan, Reza Sharifi, Liming Tsau
-
Publication number: 20240038613Abstract: Novel tools and techniques are provided for implementing edge seal for bonded stacks of different size semiconductor devices. In various embodiments, a semiconductor device is provided that includes a composite structure and a sealant material. The composite structure includes two or more semiconductor devices that form a stacked configuration with one semiconductor device being disposed on or over each of one or more other semiconductor devices (of different size compared with that of the one semiconductor device) and with interface components of the one semiconductor device being bonded with corresponding interface components to each of the one or more other semiconductor devices in the stacked configuration. The sealant material is disposed along one or more surface portions of the composite structure to cover a region including at least portions of side surfaces of the composite structure that extend to cover at least each interface portion between stacked semiconductor devices.Type: ApplicationFiled: July 28, 2022Publication date: February 1, 2024Inventors: Sam Zhao, Sam Karikalan, Reza Sharifi, Mayank Mayukh, Arun Ramakrishnan, Dharmendra Saraswat, Liming Tsau
-
Publication number: 20240038645Abstract: Novel tools and techniques are provided for implementing novel semiconductor package interconnection structure(s) between package substrate and PCB. In various embodiments, a semiconductor device comprises: a substrate; a plurality of posts; a plurality of solder anchor portions; and a plurality of solder balls. Each post is coupled at a proximal end to a conductive point on a layer of the substrate, and has a length extending along its axis between its proximal and distal ends and a width orthogonal to the length. Each solder anchor portion is coupled to the distal end of a corresponding post, and has a width that is larger than the width of a distal end of a pillar portion of the corresponding post. Each solder ball is disposed on and around a corresponding solder anchor portion, the solder balls and corresponding posts forming conductive interconnects between corresponding substrate conductive points and corresponding PCB contact points.Type: ApplicationFiled: July 26, 2022Publication date: February 1, 2024Inventors: Sam Zhao, Sam Karikalan, Mayank Mayukh, Reza Sharifi, Liming Tsau, Roger Fratti, Arun Ramakrishnan, Dharmendra Saraswat
-
Publication number: 20240039141Abstract: A semiconductor package with integrated side wall antennas is provided. An apparatus includes two or more die layers that are bonded together, each of the two or more die layers comprising a top surface, bottom surface, and one or more side walls. A first side wall of the one or more side walls includes a first antenna array, the first antenna array comprising a first plurality of antenna array elements formed in at least one of the two or more die layers, wherein the first plurality of antenna array elements is at least partially exposed at the first side wall.Type: ApplicationFiled: July 28, 2022Publication date: February 1, 2024Inventors: Sam Karikalan, Sam Zhao, Mayank Mayukh, Dharmendra Saraswat, Liming Tsau, Arun Ramakrishnan, Reza Sharifi
-
Publication number: 20240038724Abstract: Tools and techniques for a semiconductor package providing side wall interconnections are provided. An apparatus includes two or more die layers that are bonded together, the first 3D stacked die package comprising a top surface, bottom surface, and one or more side walls. A first side wall of the one or more side walls includes two or more side wall pads, wherein each side wall pad of the two or more side wall pads is coupled to an interconnect of a respective die layer of the two or more die layers.Type: ApplicationFiled: July 28, 2022Publication date: February 1, 2024Inventors: Sam Karikalan, Sam Zhao, Mayank Mayukh, Liming Tsau, Dharmendra Saraswat, Arun Ramakrishnan, Reza Sharifi
-
Publication number: 20230395444Abstract: Novel tools and techniques are provided for implementing mixed dielectric materials for improving signal integrity of integrated electronics packages or semiconductor packages. In various embodiments, a substrate for a semiconductor device includes: a first layer made of a first material; a second layer made of a second material; and a third layer disposed between the first and second layers, and that is made of a third material different from the first and second materials. In some cases, the first, second, and third layers each contains a plurality of gas-filled regions (e.g., but not limited to, an aerogel core of the third layer and/or polymer resin matrix embedded with hollow silica spheres or aerogel spheres of the first and second layers, or the like). Coaxial ground shields around signal lines in the substrate can be used to improve signal integrity. High dielectric constant lossy lines between signal lines can reduce crosstalk.Type: ApplicationFiled: June 3, 2022Publication date: December 7, 2023Inventors: Mayank Mayukh, Dharmendra Saraswat, Sam Karikalan, Liming Tsau, Sam Zhao, Arun Ramakrishnan, Reza Sharifi
-
Publication number: 20230369191Abstract: Novel tools and techniques are provided for implementing cantilevered power planes to provide a return current path for high-speed signals. In various embodiments, a semiconductor package includes a substrate core, a plurality of layers, and an AC coupler(s). The plurality of layers includes power, ground, and signal layers each layer disposed on or above the substrate core, each signal layer being disposed between a power layer and a ground layer, the power layer and the ground layer each providing a return path for high frequency (e.g., 1 kHz or greater) signals carried by each signal layer. Each dielectric layer is disposed between and in contact with a pair of power, ground, or signal layer. The AC coupler(s) is coupled to each of a power layer(s) and a ground layer(s), without any portion of any power layer that is near an edge of the substrate core being anchored to the substrate core.Type: ApplicationFiled: May 13, 2022Publication date: November 16, 2023Inventors: Arun Ramakrishnan, Dharmendra Saraswat, Reza Sharifi, Sam Zhao, Sam Karikalan, Mayank Mayukh, Liming Tsau
-
Publication number: 20230369267Abstract: An apparatus includes an interposer comprising one or more area array interconnections, the one or more area array interconnections including a first type of area array interconnection and a second type of area array interconnection. The apparatus further includes a first die coupled to the interposer via the first type of area array interconnection, and a second die coupled to the interposer via the second type of area array interconnection, wherein the first type of area array interconnection is different from the second type of area array interconnection.Type: ApplicationFiled: May 11, 2022Publication date: November 16, 2023Inventors: Sam Zhao, Mayank Mayukh, Sam Karikalan, Reza Sharifi, Arun Ramakrishnan, Liming Tsau, Dharmendra Saraswat
-
Publication number: 20230367087Abstract: An apparatus includes a substrate that includes one or more routing layers, and an optical module coupled to the substrate. The optical module includes a photonic integrated circuit (PIC) and electronic integrated circuit (EIC), wherein the photonic integrated circuit is at least partially embedded within the substrate. The apparatus further includes a fiber optic coupler coupled to at least one of the substrate or PIC, wherein the PIC is configured to transmit or receive an optical signal via the fiber optic coupler.Type: ApplicationFiled: May 10, 2022Publication date: November 16, 2023Inventors: Mayank Mayukh, Sam Zhao, Sam Karikalan, Reza Sharifi, Liming Tsau, Arun Ramakrishnan, Dharmendra Saraswat
-
Publication number: 20230352383Abstract: Novel tools and techniques are provided for implementing a semiconductor package or a chip package, and more particularly, for implementing a semiconductor package or a chip package including a core or a multilayer core having one or more variable width vias or one or more offset vias. In various embodiments, an apparatus includes a substrate. The substrate includes a core. The core may include one or more vias extending through the core. At least one via of the one or more vias includes a cross-section that varies along a length of the at least one via as the via extends through the core. The cross-section of the via may vary based on at least one of varying a width of the at least one via or offsetting a first portion of the at least one via from a second portion of the at least one via.Type: ApplicationFiled: April 29, 2022Publication date: November 2, 2023Inventors: Dharmendra Saraswat, Arun Ramakrishnan, Sam Zhao, Sam Karikalan, Mayank Mayukh, Liming Tsau, Reza Sharifi
-
Patent number: 10971450Abstract: Hexagonally arranged connection patterns for device packaging allow high density circuitry dies to be assembled into packages of manufacturable size. The connection patterns may be patterns for solder ball arrays or other types of connection mechanisms under a semiconductor package. Despite the increased density of the connection patterns, the connection patterns meet the demanding crosstalk specifications for high speed operation of the high density circuitry.Type: GrantFiled: January 17, 2019Date of Patent: April 6, 2021Assignee: Avago Technologies International Sales Pte. LimitedInventors: Arun Ramakrishnan, Reza Sharifi, Dharmendra Saraswat
-
Publication number: 20200235052Abstract: Hexagonally arranged connection patterns for device packaging allow high density circuitry dies to be assembled into packages of manufacturable size. The connection patterns may be patterns for solder ball arrays or other types of connection mechanisms under a semiconductor package. Despite the increased density of the connection patterns, the connection patterns meet the demanding crosstalk specifications for high speed operation of the high density circuitry.Type: ApplicationFiled: January 17, 2019Publication date: July 23, 2020Applicant: Avago Technologies International Sales Pte. LimitedInventors: Arun RAMAKRISHNAN, Reza SHARIFI, Dharmendra SARASWAT
-
Patent number: 8992252Abstract: A receptacle assembly includes a contact module having a conductive holder and a frame assembly received in the conductive holder and electrically shielded by the conductive holder. The frame assembly has a plurality of receptacle signal contacts having mating portions extending from the conductive holder. The receptacle signal contacts are arranged in differential pairs carrying differential signals. Ground shields are received in the conductive holder between the frame assembly and the conductive holder. The ground shields have grounding beams extending along the mating portions of the receptacle signal contacts. The grounding beams are arranged on four sides of each differential pair of the receptacle signal contacts.Type: GrantFiled: December 18, 2012Date of Patent: March 31, 2015Assignee: Tyco Electronics CorporationInventors: Justin Shane McClellan, Jeffrey Byron McClinton, James Lee Fedder, Justin Pickel, Timothy Robert Minnick, Dharmendra Saraswat, Alex Michael Sharf
-
Publication number: 20150064968Abstract: A receptacle assembly includes a contact module having a conductive holder and a frame assembly held by the conductive holder. The conductive holder has a first holder member and second holder member coupled to the first holder member. The conductive holder has a chamber between the first and second holder members divided into a plurality of channels by first tabs of the first holder member and second tabs of the second holder member. The first tabs have posts extending therefrom and the second tabs have holes receiving the posts of the first tabs. Each post has a plurality of termination points with the corresponding tab. The first and second holder members are electrically connected to one another at the termination points. The first and second tabs pass between contacts of the frame assembly to provide electrical shielding therebetween.Type: ApplicationFiled: August 28, 2013Publication date: March 5, 2015Applicant: Tyco Electronics CorporationInventors: Wayne Samuel Davis, Robert Neil Whiteman, JR., Kyle Gary Annis, Alex Michael Sharf, Dave Helster, Dharmendra Saraswat, Timothy Robert Minnick
-
Publication number: 20130288525Abstract: A receptacle assembly includes a contact module having a conductive holder and a frame assembly received in the conductive holder and electrically shielded by the conductive holder. The frame assembly has a plurality of receptacle signal contacts having mating portions extending from the conductive holder. The receptacle signal contacts are arranged in differential pairs carrying differential signals. Ground shields are received in the conductive holder between the frame assembly and the conductive holder. The ground shields have grounding beams extending along the mating portions of the receptacle signal contacts. The grounding beams are arranged on four sides of each differential pair of the receptacle signal contacts.Type: ApplicationFiled: December 18, 2012Publication date: October 31, 2013Applicant: Tyco Electronics CorporationInventors: Justin Shane McClellan, Jeffrey Byron McClinton, James Lee Fedder, Justin Pickel, Timothy Robert Minnick, Dharmendra Saraswat, Alex Michael Sharf
-
Patent number: 8500487Abstract: A receptacle assembly includes a front housing configured for mating with a header assembly and a contact module coupled to the front housing. The contact module includes a conductive holder having a first side wall and an opposite second side wall. The conductive holder has a chamber between the first and second side walls. The conductive holder has a front coupled to the front housing. The contact module includes a frame assembly that is received in the chamber. The frame assembly includes a plurality of contacts and a dielectric frame that supports the contacts. The contacts extend from the conductive holder for electrical termination. A plurality of ground clips are received in the chamber and extend from the front of the conductive holder. The ground clips are mechanically and electrically connected to the conductive holder.Type: GrantFiled: November 15, 2011Date of Patent: August 6, 2013Assignee: Tyco Electronics CorporationInventors: Chad William Morgan, Timothy Robert Minnick, Dharmendra Saraswat, Nathan William Swanger, Charles S. Pickles, Justin Shane McClellan, Lynn Robert Sipe, James Lee Fedder