Abstract: Remote electronic units effective to generate output data for an actuator are described. A remote electronic unit may include first, second, and third lanes. The first, second, and third lanes may receive input data including an actuator command. The first, second, and third lanes may generate first, second, and third output data, respectively, based on the input data. The first, second, and third lanes may respectively send the first, second, and third output data to a voter. The first and second lanes may respectively send the first and second output data to a multiplexer. The voter may output a selection signal to the multiplexer if at least two out of the first, second, and third output data are identical. The multiplexer may select one of the first and the second output data based on the selection signal and transmit the selection to the actuator via an actuator control electronics.

Abstract: A control system includes a computing channel and an object control channel. The computing channel includes command and monitor lanes. The command lane has a first processor core with a first core architecture receiving input data and generating first data based on the input data. The monitor lane has a second processor core with second core architecture receiving the input data and generating second data based on the input data. The first core architecture and the second core architecture are dissimilar and implemented in a single system-on chip device. The computing channel outputs the first data as command data responsive to determining the first data is matched to the second data. The object control channel corresponds to the computing channel and includes an object control system receiving the command data and generating an object control signal based on the command data to control operation of at least one part of an object system.

Abstract: A control system includes a computing channel and an object control channel. The computing channel includes command and monitor lanes. The command lane has a first processor core with a first core architecture receiving input data and generating first data based on the input data. The monitor lane has a second processor core with second core architecture receiving the input data and generating second data based on the input data. The first core architecture and the second core architecture are dissimilar and implemented in a single system-on chip device. The computing channel outputs the first data as command data responsive to determining the first data is matched to the second data. The object control channel corresponds to the computing channel and includes an object control system receiving the command data and generating an object control signal based on the command data to control operation of at least one part of an object system.

Abstract: Various embodiments of the present invention relate to use of one or more multicore processors for network communication (e.g., Ethernet-based communication) in control systems (e.g., vehicle control systems, medical control systems, hospital control systems, instrumentation control systems, test instrument control systems, energy control systems and/or industrial control systems). In one example, one or more systems may be provided with regard to use of multicore processor(s) for network communication (e.g., Ethernet-based communication) in control systems. In another example, one or more methods may be provided with regard to use of multicore processor(s) for network communication (e.g., Ethernet-based communication) in control systems.

Abstract: Various embodiments of the present invention relate to a Unified Memory Architecture. The Unified Memory Architecture may use MRAM, phase change memory, and/or any other storage having similar features.