Patents by Inventor Dipankar Bhattacharya
Dipankar Bhattacharya has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7047385Abstract: A memory integrated circuit includes an array of high-speed memory blocks coupled to the address input interface and data output interface of the integrated circuit by address and data pipelines clocked at the same rate as the high-speed memory blocks. After an initial read latency, data is read from the memory at the same speed it is read from the high-speed memory blocks.Type: GrantFiled: June 16, 2003Date of Patent: May 16, 2006Assignee: Cisco Technology, Inc.Inventors: Dipankar Bhattacharya, Jeff Hirschman
-
Publication number: 20060092589Abstract: An ESD protection circuit for protecting a circuit from an ESD event occurring between a first voltage supply node and a second voltage supply node associated with the circuit to be protected includes an MOS device having a gate terminal, a first source/drain terminal and a second source/drain terminal. The first source/drain terminal is connected to the first voltage supply node and the second source/drain terminal is connected to the second voltage supply node. The ESD protection circuit further includes a trigger circuit coupled to the gate terminal of the MOS device. The trigger circuit is configured to generate a control signal at the gate terminal of the MOS device for activating the MOS device during the ESD event.Type: ApplicationFiled: October 29, 2004Publication date: May 4, 2006Inventors: Dipankar Bhattacharya, John Kriz, Bernard Morris, Yehuda Smooha
-
Patent number: 7034653Abstract: A semiconductor resistor comprises a resistor body formed on a semiconductor substrate and first and second conductive terminals electrically connected to the resistor body at opposite ends thereof. The semiconductor resistor further includes at least first and second conductive paths between at least one of the first and second conductive terminals and the resistor body. The at least one conductive terminal is configured such that a resistance of the at least one conductive terminal between the at least first and second conductive paths is substantially matched to a resistance of the resistor body between the at least first and second conductive paths. In this manner, a current distribution between the at least first and second conductive paths is substantially matched.Type: GrantFiled: January 30, 2004Date of Patent: April 25, 2006Assignee: Agere Systems Inc.Inventors: Dipankar Bhattacharya, John Christopher Kriz, Stefan Allen Siegel, Joseph E. Simko, Yehuda Smooha
-
Publication number: 20060066381Abstract: A voltage level translator circuit for translating an input signal referenced to a first voltage supply to an output signal referenced to a second voltage supply includes an input stage for receiving the input signal and a latch circuit for storing a signal at an output of the latch circuit which is representative of a logical state of the input signal. The latch circuit includes an input coupled to the input stage. The voltage level translator circuit further includes a feedback circuit coupled between the input and the output of the latch circuit. The feedback circuit is operative to maintain a desired logic state of the voltage level translator circuit when the second voltage supply powers up before the first voltage supply. In this manner, the voltage level translator circuit is configured to provide an output signal having a predictable logic state over a wide variation of PVT conditions and/or voltage supply ramp rates.Type: ApplicationFiled: September 30, 2004Publication date: March 30, 2006Inventors: Dipankar Bhattacharya, John Kriz, Brian Lacey, Bruce McNeill, Bernard Morris
-
Publication number: 20060044028Abstract: A PUR circuit for generating a reset signal includes a first node for receiving a reference voltage and a second node for receiving a supply voltage that is referenced with respect to the reference voltage. The circuit further includes a voltage level detector coupled between the first node and a third node, the voltage level detector being configured to generate a first control signal at the third node. The voltage level detector includes a first transistor having a first threshold voltage associated therewith. A resistance element is coupled between the second node and the third node, the resistance element having a first resistance value associated therewith. The circuit also includes an inverter having an input coupled to the third node and having an output for generating a second control signal in response to the first control signal. The inverter includes a second transistor having a second threshold voltage associated therewith which is lower than the first threshold voltage.Type: ApplicationFiled: August 25, 2004Publication date: March 2, 2006Inventors: Dipankar Bhattacharya, John Kriz, Duane Loeper, Antonio Marques
-
Patent number: 6992489Abstract: A circuit configurable for indicating a voltage level of an input signal applied to the circuit includes at least one transistor having a first terminal connected to a first voltage supply, a second terminal configured for receiving the input signal, and a third terminal operatively coupled to an output of the circuit. The circuit further includes a passive load connected between the third terminal of the transistor and a second voltage supply. The circuit is configured to generate an output signal at the output of the circuit. The output signal being at a first value indicates that the input signal is substantially at a first voltage level, and the output signal being at a second value indicates that the input signal is substantially at a second voltage level.Type: GrantFiled: February 11, 2004Date of Patent: January 31, 2006Assignee: Agere Systems Inc.Inventors: Dipankar Bhattacharya, John Christopher Kriz, Joseph E. Simko
-
Publication number: 20060001449Abstract: A voltage level translator circuit for translating an input signal referenced to a first voltage level to an output signal referenced to a second voltage level includes an input stage for receiving the input signal. The input stage includes at least one transistor device having a first threshold voltage associated therewith. The voltage level translator circuit further includes a latch circuit operative to store a signal representative of a logical state of the input signal. The latch circuit includes at least one transistor device having a second threshold voltage associated therewith, the second threshold voltage being greater than the first threshold voltage. A voltage clamp is operatively connected between the input stage and the latch circuit, the voltage clamp being configured to limit a voltage across the input stage based, at least in part, on a control signal presented thereto.Type: ApplicationFiled: June 30, 2004Publication date: January 5, 2006Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John Kriz, Antonio Marques, Bernard Morris
-
Publication number: 20050270065Abstract: A buffer design for an integrated circuit that not only recognizes, but improves upon the skew problem as described above that is particularly problematic in cases where the output buffer supply voltage is particularly close or the same as the voltage of the signals coming from the core of an IC. Translator-up circuits associated with output buffers are implemented in parallel with respective selective bypass circuits, allowing the translator-up circuit to be inserted into or removed from a signal path based on the voltage level of a signal received from the inner core and the voltage level required by the output buffer. When the voltage level of the “higher” voltage side is equal to the “lower” voltage signal level, the translator-up circuits are bypassed through selection by a selective bypass circuit. Thus, a selective bypass circuit is implemented together with a translator-up circuit to eliminate large signal skew, and to generally speed up circuit performance.Type: ApplicationFiled: June 3, 2004Publication date: December 8, 2005Inventors: Dipankar Bhattacharya, Brijendra Dobriyal, Bernard Morris
-
Publication number: 20050174125Abstract: A circuit configurable for indicating a voltage level of an input signal applied to the circuit includes at least one transistor having a first terminal connected to a first voltage supply, a second terminal configured for receiving the input signal, and a third terminal operatively coupled to an output of the circuit. The circuit further includes a passive load connected between the third terminal of the transistor and a second voltage supply. The circuit is configured to generate an output signal at the output of the circuit. The output signal being at a first value indicates that the input signal is substantially at a first voltage level, and the output signal being at a second value indicates that the input signal is substantially at a second voltage level.Type: ApplicationFiled: February 11, 2004Publication date: August 11, 2005Inventors: Dipankar Bhattacharya, John Kriz, Joseph Simko
-
Publication number: 20050168319Abstract: A semiconductor resistor comprises a resistor body formed on a semiconductor substrate and first and second conductive terminals electrically connected to the resistor body at opposite ends thereof. The semiconductor resistor further includes at least first and second conductive paths between at least one of the first and second conductive terminals and the resistor body. The at least one conductive terminal is configured such that a resistance of the at least one conductive terminal between the at least first and second conductive paths is substantially matched to a resistance of the resistor body between the at least first and second conductive paths. In this manner, a current distribution between the at least first and second conductive paths is substantially matched.Type: ApplicationFiled: January 30, 2004Publication date: August 4, 2005Inventors: Dipankar Bhattacharya, John Kriz, Stefan Siegel, Joseph Simko, Yehuda Smooha
-
Publication number: 20050134364Abstract: A compensation circuit comprises a reference circuit including a reference NMOS device and a reference PMOS device. The reference circuit is operative to generate a first reference signal and a second reference signal, the first reference signal being a function of at least one of a process characteristic, a voltage characteristic and a temperature characteristic of the reference NMOS device, and the second reference signal being a function of at least one of a process characteristic, a voltage characteristic and a temperature characteristic of the reference PMOS device. The compensation circuit further comprises a control circuit connected to the reference circuit.Type: ApplicationFiled: December 23, 2003Publication date: June 23, 2005Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John Kriz, Bernard Morris, Jeffrey Nagy, Stefan Siegel
-
Publication number: 20050066142Abstract: A source-synchronous parallel interface divides a wide data bus into clock-groups including a sub-group of the data lines and a clock line carrying a copy of the transmit clock. The traces in a clock-group are located physically close together to minimize skew between the signals carried on the traces of the clock-group. Deskew logic on the receiver compensates for skew between received clock-group signals.Type: ApplicationFiled: November 15, 2004Publication date: March 24, 2005Inventors: Dipankar Bhattacharya, Bangalore Priyadarshan, Jaushin Lee, Francois Le-Boulch
-
Patent number: 6826150Abstract: A method for policing traffic on a computer communications network having a multitude of nodes interconnected by various communications media. An individual policer is established at each node for monitoring and/or policing the traffic incoming to that node. Traffic policy parameters are established for traffic-classes and the policy is implemented at each individual policer. Thresholds may be established and when the thresholds are met or exceeded the individual policer will export the traffic conditions at the respective node. The other individual policers or a master policer will receive the exported information. -The individual policers police the traffic incoming to its associated node depending on the traffic condition information received from all the nodes. Several classes may be handled by each individual policer. Leaky bucket algorithms may be used in some instances.Type: GrantFiled: October 2, 2001Date of Patent: November 30, 2004Inventors: Dipankar Bhattacharya, Yiren Huang, Raymond Kloth, Ketan A. Padwekar
-
Publication number: 20040170171Abstract: Methods, apparatus, and other mechanisms are disclosed for merging lookup results, such as from one or more associative memory banks and/or memory devices. An access list is identified. A first set of entries corresponding to a first feature of the access control list entries and a second set of entries corresponding to a second feature of the access control list entries are identified. First and second associative memory banks are programmed respectively based on the first and second sets of entries. Lookup operations are then typically performed substantially simultaneously on the first and second sets of associative memory entries programmed in the associative memory banks to generate multiple lookup results, with these results typically being identified directly, or via a lookup operation in an adjunct memory or other storage mechanism. These lookup results are then combined to generate a merged lookup result.Type: ApplicationFiled: July 29, 2003Publication date: September 2, 2004Applicant: CISCO TECHNOLOGY, INC., A CALIFORNIA CORPORATIONInventors: Bhushan Mangesh Kanekar, Venkateshwar Rao Pullela, Dileep Kumar Devireddy, Gyaneshwar S. Saharia, Dipankar Bhattacharya, Qizhong Chen
-
Patent number: 6774698Abstract: An apparatus is disclosed for translating a lower voltage signal, utilized in a low voltage integrated circuit, to a higher voltage signal suitable for use in a high voltage circuit. The apparatus includes a low voltage transistor assembly capable of operating in response to the lower voltage signal; a voltage regulator which is configured to limit an applied voltage across the low voltage transistor assembly; and a high voltage converter which is responsive to the operation of the low voltage transistor assembly to generate the higher voltage signal. The voltage regulator includes a reference voltage generator and a voltage limiter.Type: GrantFiled: January 30, 2003Date of Patent: August 10, 2004Assignee: Agere Systems Inc.Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John Christopher Kriz, Bernard Lee Morris, Stefan Allen Siegel
-
Publication number: 20040150454Abstract: An apparatus is disclosed for translating a lower voltage signal, utilized in a low voltage integrated circuit, to a higher voltage signal suitable for use in a high voltage circuit. The apparatus includes a low voltage transistor assembly capable of operating in response to the lower voltage signal; a voltage regulator which is configured to limit an applied voltage across the low voltage transistor assembly; and a high voltage converter which is responsive to the operation of the low voltage transistor assembly to generate the higher voltage signal. The voltage regulator includes a reference voltage generator and a voltage limiter.Type: ApplicationFiled: January 30, 2003Publication date: August 5, 2004Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John Christopher Kriz, Bernard Lee Morris, Stefan Allen Siegel
-
Patent number: 5918072Abstract: A host-bus-to-PCI-bus bridge circuit waits until the PCI-bus clock cycle in which the PCI-bus data transfer corresponding to a current data write access on the originating bus actually takes place, before deciding whether a next data write access is pending on the originating bus and is burstable on the PCI-bus with the current data write access. If so, then the bridge continues the burst with the data of the new data write access. If not, the bridge terminates the PCI-bus burst write transaction by asserting IRDY# and negating FRAME# for the immediately subsequent PCI-bus clock cycle. A final data phase takes place on the PCI-bus in response to these actions, but all data transfer is inhibited because the bridge negates all of the byte-enable signals (BE#(3:0)). An increased likelihood results that successive data write accesses on the originating bus can be collected into a single burst transaction on the PCI-bus.Type: GrantFiled: September 18, 1995Date of Patent: June 29, 1999Assignee: OPTi Inc.Inventor: Dipankar Bhattacharya
-
Patent number: 5805905Abstract: Method and apparatus for arbitrating for a shared resource among two or more devices, wherein one device can arbitrate at two or more different levels of priority at different times. Only two conductors are used to communicate between the device and the arbiter: one request signal line and one grant signal line. In order to assert a request for control of memory, the device brings the request signal line to a predefined logic level. The arbiter considers this a low priority request for control of the shared resource, and the arbitration proceeds accordingly. Then, if the device's request is a high priority request, or if it was originally a low priority request and has now become a high priority request, the device brings the request signal to the opposite logic level to thereby increase the priority level of its request. In either case, the arbiter grants control of the shared resource by asserting the device grant signal to the device.Type: GrantFiled: September 6, 1995Date of Patent: September 8, 1998Assignee: OPTi Inc.Inventors: Sukalpa Biswas, Dipankar Bhattacharya, Mark Williams
-
Patent number: 5577214Abstract: An EISA-compatible computer system having an arbitration mechanism which incorporates a programmable hold delay register and counter for delaying a CPU hold request (DHOLD) by a programmable number of BCLK cycles after an EISA device wins the top level and CPU/EISA level arbitration. The CPU hold request is not delayed if a DMA/ISA device wins the arbitration.Type: GrantFiled: May 23, 1995Date of Patent: November 19, 1996Assignee: OPTi, Inc.Inventor: Dipankar Bhattacharya
-
Patent number: 5469555Abstract: Method and apparatus for reducing the access time required to write to memory and read from memory in a computer system having a cache-based memory. A dynamic determination is made on a cycle by cycle basis of whether data should be written to the cache with a dirty bit asserted, or the data should be written to both the cache and main memory. The write-through method is chosen where the write-through method is approximately as fast as the write-back method. Where the write-back method is substantially faster than the write-through method, the write-back method is chosen.Type: GrantFiled: May 28, 1992Date of Patent: November 21, 1995Assignee: OPTi, Inc.Inventors: Subir K. Ghosh, Dipankar Bhattacharya