Patents by Inventor Dipankar Mandal
Dipankar Mandal has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230223870Abstract: A triboelectric personal protective equipment (PPE) includes a first layer of a first triboelectric material; a second layer of a second triboelectric material; a circuit configured to store and transfer triboelectric charge generated from the first layer and the second layer; a third layer and a fourth layer connected to and powered by the circuit. The first triboelectric material and a second triboelectric material have a difference in triboelectric charge density (TECD) of at least 35 ?C/m2. The third layer and the fourth layer provide an electric field that is configured to electrify particles having a size of 10 nm to 10 ?m between the third layer and the fourth layer.Type: ApplicationFiled: May 17, 2021Publication date: July 13, 2023Applicant: E-MASK LLCInventors: Barnali Ghatak, Sanjoy Banerjee, Sk Babar Ali, Rajib Bandyopadhyay, Nityananda Das, Bipan Tudu, Dipankar Mandal
-
Patent number: 10725118Abstract: A floating input detection method and circuits. A method for detecting a floating signal input terminal includes providing a common-mode input voltage to a first amplifier coupled to the signal input terminal, and providing an output signal generated by the first amplifier to: a non-inverting input of a second amplifier coupled to the signal input terminal, an inverting input of the second amplifier, coarse detection circuitry, and fine float detection circuitry. The method also includes comparing, by the coarse detection circuitry, the output signal to a first threshold voltage, and determining the signal input terminal to be not floating responsive to the comparing indicating that the output signal is greater than the first threshold voltage.Type: GrantFiled: September 7, 2018Date of Patent: July 28, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Dileep Kumar R, Srihari Varma Datla, Dipankar Mandal
-
Publication number: 20190302163Abstract: A floating input detection method and circuits. A method for detecting a floating signal input terminal includes providing a common-mode input voltage to a first amplifier coupled to the signal input terminal, and providing an output signal generated by the first amplifier to: a non-inverting input of a second amplifier coupled to the signal input terminal, an inverting input of the second amplifier, coarse detection circuitry, and fine float detection circuitry. The method also includes comparing, by the coarse detection circuitry, the output signal to a first threshold voltage, and determining the signal input terminal to be not floating responsive to the comparing indicating that the output signal is greater than the first threshold voltage.Type: ApplicationFiled: September 7, 2018Publication date: October 3, 2019Inventors: Dileep Kumar R., Srihari Varma DATLA, Dipankar MANDAL
-
Patent number: 9602084Abstract: Frequency detector and oscillator circuits are disclosed. Example frequency detector and oscillator circuits disclosed herein include a current approximation circuit coupled to an external clock operating at a target frequency. In some examples, the current approximation circuit is configured to determine a magnitude of a first current to charge a capacitor to reach a reference voltage during a first set of clock cycles generated by the external clock. In some examples, the current approximation circuit is further configured to generate an output current based on the magnitude of the first current and to use the output current to produce a comparator output. In some examples, the frequency detector and oscillator circuits further include a latching circuit coupled to receive the comparator output from the current approximation circuit. In some such examples, the latching circuit is configured to generate oscillating signals at the target frequency based on the comparator output.Type: GrantFiled: December 11, 2015Date of Patent: March 21, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Subramanian Jagdish Narayan, Dipankar Mandal, Janakiraman Seetharaman, Kiran Godbole
-
Publication number: 20160308516Abstract: Frequency detector and oscillator circuits are disclosed. Example frequency detector and oscillator circuits disclosed herein include a current approximation circuit coupled to an external clock operating at a target frequency. In some examples, the current approximation circuit is configured to determine a magnitude of a first current to charge a capacitor to reach a reference voltage during a first set of clock cycles generated by the external clock. In some examples, the current approximation circuit is further configured to generate an output current based on the magnitude of the first current and to use the output current to produce a comparator output. In some examples, the frequency detector and oscillator circuits further include a latching circuit coupled to receive the comparator output from the current approximation circuit. In some such examples, the latching circuit is configured to generate oscillating signals at the target frequency based on the comparator output.Type: ApplicationFiled: December 11, 2015Publication date: October 20, 2016Inventors: Subramanian Jagdish Narayan, Dipankar Mandal, Janakiraman Seetharaman, Kiran Godbole
-
Patent number: 9425811Abstract: The disclosure provides an analog to digital converter (ADC). The ADC includes a comparator that receives a threshold voltage. A set of elementary capacitors is coupled to the comparator, and receives one of an input voltage and a set of reference voltages. A set of M offset capacitors is coupled to the comparator, and receives one of a primary voltage and a secondary voltage, M is an integer. A difference in the primary voltage and the secondary voltage varies linearly with temperature.Type: GrantFiled: September 30, 2015Date of Patent: August 23, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Dipankar Mandal
-
Patent number: 9270293Abstract: A device includes a SAR, a comparator, a DAC and a multichannel passive S/H component. The multichannel passive S/H component is able to sample and hold a plurality of analog voltages in parallel. The multichannel passive S/H component is further able to serially feed the plurality of sampled and held analog voltages to the SAR, comparator and DAC, such that each analog voltage is serially converted to a digital representation.Type: GrantFiled: October 31, 2014Date of Patent: February 23, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Dipankar Mandal
-
Publication number: 20150372691Abstract: A device includes a SAR, a comparator, a DAC and a multichannel passive S/H component. The multichannel passive S/H component is able to sample and hold a plurality of analog voltages in parallel. The multichannel passive S/H component is further able to serially feed the plurality of sampled and held analog voltages to the SAR, comparator and DAC, such that each analog voltage is serially converted to a digital representation.Type: ApplicationFiled: October 31, 2014Publication date: December 24, 2015Inventor: Dipankar Mandal
-
Patent number: 8248283Abstract: For high voltage applications, multi-channel successive approximation register (SAR) analog-to-digital converters (ADCs) are often plagued with numerous problems that are generally associated with parasitics (which are present in high voltage components). Here, a different architecture is provided where the sampling capacitors are separated from conversion capacitors so as to have low voltage components in the conversion path. Additionally, to improve the acquisition time and reduced total harmonic distortion (THD) multiple channels can use the same sampling capacitors.Type: GrantFiled: August 17, 2010Date of Patent: August 21, 2012Assignee: Texas Instruments IncorporatedInventors: Dipankar Mandal, Kiran M. Godbole
-
Publication number: 20110304492Abstract: For high voltage applications, multi-channel successive approximation register (SAR) analog-to-digital converters (ADCs) are often plagued with numerous problems that are generally associated with parasitics (which are present in high voltage components). Here, a different architecture is provided where the sampling capacitors are separated from conversion capacitors so as to have low voltage components in the conversion path. Additionally, to improve the acquisition time and reduced total harmonic distortion (THD) multiple channels can use the same sampling capacitors.Type: ApplicationFiled: August 17, 2010Publication date: December 15, 2011Applicant: Texas Instruments IncorporatedInventors: Dipankar Mandal, Kiran M. Godbole
-
Patent number: 8008968Abstract: Because of variations in open loop gain and bandwidth in successive approximate register (SAR) analog-to-digital converters (ADCs), designing amplifiers with the desired characteristics is difficult. Here, a multipath amplifier is provided that accounts for the variations in open loop gain and bandwidth. Preferably, a number of cascaded amplifiers are provided that can auto-zero to account for offset voltages so as to allow the multipath amplifier to be stable over the desired open loop gains and bandwidths.Type: GrantFiled: January 26, 2010Date of Patent: August 30, 2011Assignee: Texas Instruments IncorporatedInventor: Dipankar Mandal
-
Publication number: 20110133970Abstract: Because of variations in open loop gain and bandwidth in successive approximate register (SAR) analog-to-digital converters (ADCs), designing amplifiers with the desired characteristics is difficult. Here, a multipath amplifier is provided that accounts for the variations in open loop gain and bandwidth. Preferably, a number of cascaded amplifiers are provided that can auto-zero to account for offset voltages so as to allow the multipath amplifier to be stable over the desired open loop gains and bandwidths.Type: ApplicationFiled: January 26, 2010Publication date: June 9, 2011Applicant: Texas Instruments IncorporatedInventor: Dipankar Mandal
-
Patent number: 7676012Abstract: A controllable delay clock buffer that provides spread spectrum modulation of the output signals with zero cycle slip includes a PLL having a PLL loop filter that comprises an RC network. A clock signal is input to the PLL, and a SS modulation frequency is injected into the capacitor of the PLL loop filter. The SS signal is provided by a secondary charge pump that produces a programmable waveform such as a square wave or a stair case square wave current signal. The programmable waveform is integrated by the loop filter capacitor to form a corresponding triangular or trigonal waveform which varies the input to the VCO of the PLL to define a frequency modulation profile that has a corresponding triangular or trigonal envelope. The bandpass profile of the SS modulation signal is at a higher frequency range than the lowpass profile of the PLL, so that the SS waveform profile is not distorted or cancelled by the PLL.Type: GrantFiled: April 22, 2004Date of Patent: March 9, 2010Assignee: Pulsecore Semiconductor Corp.Inventors: Narendar Venugopal, Dan I. Hariton, Dipankar Mandal, Sushil Kumar, Werner Hoeft
-
Patent number: 7667501Abstract: A sampling circuit according to correlated double sampling to generate a difference of two voltages at a sampling node, with the second voltage representing the sum of an input signal and an offset, and the first voltage representing the offset alone. In an embodiment, a first capacitor is charged to the first voltage in a first phase. A second capacitor is then charged to the second voltage in a second phase. In a third phase, the first capacitor is coupled to the input terminal of the amplifier and the second capacitor is coupled between the input and output terminals of the amplifier to cause the amplifier to generate the difference of the first and second voltages. The first capacitor has a capacitance much less than the second capacitor, thereby minimizing the noise power at the output of the amplifier.Type: GrantFiled: March 19, 2008Date of Patent: February 23, 2010Assignee: Texas Instruments IncorporatedInventors: Nagesh Surendranath, Dipankar Mandal
-
Publication number: 20090237121Abstract: A sampling circuit according to correlated double sampling to generate a difference of two voltages at a sampling node, with the second voltage representing the sum of an input signal and an offset, and the first voltage representing the offset alone. In an embodiment, a first capacitor is charged to the first voltage in a first phase. A second capacitor is then charged to the second voltage in a second phase. In a third phase, the first capacitor is coupled to the input terminal of the amplifier and the second capacitor is coupled between the input and output terminals of the amplifier to cause the amplifier to generate the difference of the first and second voltages. The first capacitor has a capacitance much less than the second capacitor, thereby minimizing the noise power at the output of the amplifier.Type: ApplicationFiled: March 19, 2008Publication date: September 24, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Nagesh Surendranath, Dipankar Mandal