Abstract: A processing system configured to receive a first display control signal corresponding to a non-display update period of a display frame and a second display control signal corresponding to a display update period of the display frame. The processing system is further configured to acquire, based on receipt of the first display control signal, first resulting signals from sensor electrodes electrically connected to the sensor driver by operating the sensor electrodes for a first type of input sensing during a first period overlapping with at least a portion of the non-display update period. Further, the processing system is configured to acquire, based on receipt of the second display control signal, second resulting signals with the sensor electrodes by operating the sensor electrodes for a second type of input sensing during a second period overlapping with at least a portion of the display update period.

Abstract: A display driver includes image processing circuitry, driver circuitry, and test circuitry. The image processing circuitry is configured to generate first output data during a first display update period and generate second output data during a second display update period. The driver circuitry is configured to update a display panel based on the first output data during the first display update period and update the display panel based on the second output data during the second display update period. The test circuitry is configured to test the image processing circuitry during a test period disposed between the first display update period and the second display update period.

Abstract: A display driver includes image processing circuitry, driver circuitry, and test circuitry. The image processing circuitry is configured to generate first output data during a first display update period and generate second output data during a second display update period. The driver circuitry is configured to update a display panel based on the first output data during the first display update period and update the display panel based on the second output data during the second display update period. The test circuitry is configured to test the image processing circuitry during a test period disposed between the first display update period and the second display update period.

Abstract: A processing system configured to receive a first display control signal corresponding to a non-display update period of a display frame and a second display control signal corresponding to a display update period of the display frame. The processing system is further configured to acquire, based on receipt of the first display control signal, first resulting signals from sensor electrodes electrically connected to the sensor driver by operating the sensor electrodes for a first type of input sensing during a first period overlapping with at least a portion of the non-display update period. Further, the processing system is configured to acquire, based on receipt of the second display control signal, second resulting signals with the sensor electrodes by operating the sensor electrodes for a second type of input sensing during a second period overlapping with at least a portion of the display update period.

Abstract: A processing system configured to receive a first display control signal corresponding to a non-display update period of a display frame and a second display control signal corresponding to a display update period of the display frame. The processing system is further configured to acquire, based on receipt of the first display control signal, first resulting signals from sensor electrodes electrically connected to the sensor driver by operating the sensor electrodes for a first type of input sensing during a first period overlapping with at least a portion of the non-display update period. Further, the processing system is configured to acquire, based on receipt of the second display control signal, second resulting signals with the sensor electrodes by operating the sensor electrodes for a second type of input sensing during a second period overlapping with at least a portion of the display update period.

Abstract: A processing system configured to receive a first display control signal corresponding to a non-display update period of a display frame and a second display control signal corresponding to a display update period of the display frame. The processing system is further configured to acquire, based on receipt of the first display control signal, first resulting signals from sensor electrodes electrically connected to the sensor driver by operating the sensor electrodes for a first type of input sensing during a first period overlapping with at least a portion of the non-display update period. Further, the processing system is configured to acquire, based on receipt of the second display control signal, second resulting signals with the sensor electrodes by operating the sensor electrodes for a second type of input sensing during a second period overlapping with at least a portion of the display update period.

Abstract: A cache system includes a processor chip to receive a processing unit address. The cache system also includes a comparator to compare the processing unit address to an address information stored in an allocated tag subset of a tag memory of the processor chip to determine whether the processing unit address matches the address information. The cache system further includes a mapping device to map the portion of the address information to an external memory data, temporarily stored in an allocated data memory subset and a corresponding data memory set of a data memory in the processor. Furthermore, the cache system includes a stacking loop to prioritize the allocated tag subset and a corresponding tag set when the processing unit address matches the address information.

Abstract: A cache system includes a processor chip to receive a processing unit address. The cache system also includes a comparator to compare the processing unit address to an address information stored in in an allocated tag subset of a tag memory of the processor chip to determine whether the processing unit address matches the address information. The cache system further includes a mapping device to map the portion of the address information to an external memory data, temporarily stored in an allocated data memory subset and a corresponding data memory set of a data memory in the processor. Furthermore, the cache system includes a stacking loop to prioritize the allocated tag subset and a corresponding tag set when the processing unit address matches the address information.

Abstract: The present invention includes a method and system for encoding video data by accessing a picture to be encoded, wherein the picture comprises a plurality of macro-blocks. A plurality of programmable counters are associated with each macro-block to be encoded. A counter associated with a macro-block of the plurality of macro-blocks is accessed and a value of the counter is determined. The method further includes determining whether to encode the macro-block as an Intra or non-Intra based on the value of the counter. If the macro-block is encoded as Intra, its counter is reset. If the macro-block is encoded as non-Intra, its counter value is updated. The counter value may be reset with a random number. Counters can be programmed such that a region of interest is defined for updating associated macro-blocks with greater frequency.

Abstract: The present invention includes a method and system for encoding video data by accessing a picture to be encoded, wherein the picture comprises a plurality of macro-blocks. A plurality of programmable counters are associated with each macro-block to be encoded. A counter associated with a macro-block of the plurality of macro-blocks is accessed and a value of the counter is determined. The method further includes determining whether to encode the macro-block as an Intra or non-Intra based on the value of the counter. If the macro-block is encoded as Intra, its counter is reset. If the macro-block is encoded as non-Intra, its counter value is updated. The counter value may be reset with a random number. Counters can be programmed such that a region of interest is defined for updating associated macro-blocks with greater frequency.

Abstract: Embodiments of the present invention include a method and system for encoding video data comprising accessing a picture to be encoded, wherein the picture comprises a plurality of macro-blocks. A plurality of programmable counters is associated with each macro-block to be encoded. A counter associated with a macro-block of the plurality of macro-blocks is accessed and a value of the counter is determined. The method further includes determining whether to encode the macro-block as an Intra or non-Intra based on the value of the counter. If the macro-block is encoded as Intra, its counter is reset. If the macro-block is encoded as non-Intra, its counter value is updated. The counter value may be reset with a random number. Counters can be programmed such that a region of interest is defined for updating associated macro-blocks with greater frequency.

Abstract: Methods of a network device maintaining secure communication are disclosed. One method includes the device obtaining identification numbers of all other devices the device is communicating with. The device computes a hash function, wherein inputs to the hash function include the identification numbers of the other devices and a secure hardware-stored identification number of the device. The device calculates a session key based on a master key, a random number and the computed hash function.

Abstract: Cycle and phase accurate hardware-software coverification is disclosed. According to the present disclosure, “cycle accurate” or “phase-accurate” hardware-software coverification is performed while substantially maintaining a high speed for performing the coverification. System activities are divided into a “pre-compute” and a “post-compute” category. Those activities which fall in the pre-compute category are evaluated to ensure that updates to the state of the system are performed on a clock edge immediately following a change in system inputs affecting the state of the system. The state of the system is then updated on the same clock edge at which the pre-compute operation was performed. Those activities which fall in the post-compute category are then evaluated at the same clock edge on which the state of the system was updated.

Abstract: The problem of thresholding is considered from a clustering point of view and a novel weight-based clustering method (WCThresh) is implemented in a neural network image processor 50. The neural network image processor 50 uses weights 51-53, representing clusters of gray scale pixels of an image of document 43, to provide a threshold for the image of document 43. The processor 50 modifies weights 51-53 with the input pixels and comparator 60 using a nearest value criterion to provide the threshold.