Patents by Inventor Divya Madapusi Srinivas Prasad
Divya Madapusi Srinivas Prasad has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11966283Abstract: An exemplary computing device includes a plurality of circuits and/or a plurality of in-situ monitors configured to generate outputs that indicate one or more operating conditions of the circuits. The computing device also includes a system management unit configured to detect a potentially faulty voltage-to-frequency ratio implemented by one of the circuits based at least in part on one or more of the outputs. The system management unit is also configured to modify the potentially faulty voltage-to-frequency ratio based at least in part on one or more of the outputs. Various other devices, systems, and methods are also disclosed.Type: GrantFiled: November 30, 2022Date of Patent: April 23, 2024Assignee: Advanced Micro Devices, Inc.Inventors: Divya Madapusi Srinivas Prasad, Sudhanva Gurumurthi, Yasuko Eckert, Jeffrey Richard Rearick, Sankaranarayanan Gurumurthy, Amitabh Mehra, Shidhartha Das, Alex W. Schaefer, Vikram Ramachandra, Vilas Sridharan
-
Publication number: 20240087636Abstract: Dynamic memory operations are described. In accordance with the described techniques, a system includes a stacked memory and one or more memory monitors configured to monitor conditions of the stacked memory. A system manager is configured to receive the monitored conditions of the stacked memory from the one or more memory monitors, and dynamically adjust operation of the stacked memory based on the monitored conditions. In one or more implementations, a system includes a memory and at least one register configured to store a ranking for each of a plurality of portions of the memory. Each respective ranking is determined based on an associated retention time of the respective portion of the memory. A memory controller is configured to dynamically refresh the portions of the memory at different times based on the ranking for each of the plurality of portions of the memory stored in the at least one register.Type: ApplicationFiled: June 12, 2023Publication date: March 14, 2024Applicant: Advanced Micro Devices, Inc.Inventors: Divya Madapusi Srinivas Prasad, Michael Ignatowski
-
Publication number: 20240087632Abstract: A memory device includes memory cells. A memory cell of the memory cells includes gate circuitry, a first capacitor, and a second capacitor. The gate circuitry is connected to a wordline and a bitline. The first capacitor is connected to the gate circuitry and a first drive line. The second capacitor is connected to the gate circuitry and a second drive line.Type: ApplicationFiled: June 29, 2023Publication date: March 14, 2024Applicant: Advanced Micro Devices, Inc.Inventors: Divya Madapusi Srinivas PRASAD, Michael IGNATOWSKI, Niti MADAN
-
Publication number: 20240087631Abstract: A memory device includes a memory circuitry includes a first transmission grate, a first capacitor, a second transmission gate, and a second capacitor. The first transmission gate includes a first transistor connected between a first node and a second node. The first transistor having a gate terminal connected to a first clock node. The first clock node configured to receive a first clock signal. The first capacitor is connected between the second node and a first voltage node. The first capacitor is a ferroelectric capacitor. The second transmission gate includes a second transistor connected between the second node and a third node. The second transistor has a gate terminal connected to the first clock node. The second capacitor is connected between the third node and a second voltage node.Type: ApplicationFiled: June 29, 2023Publication date: March 14, 2024Inventors: Divya Madapusi Srinivas PRASAD, Michael IGNATOWSKI
-
Publication number: 20240087667Abstract: Error correction for stacked memory is described. In accordance with the described techniques, a system includes a plurality of error correction code engines to detect vulnerabilities in a stacked memory and coordinate at least one vulnerability detected for a portion of the stacked memory to at least one other portion of the stacked memory.Type: ApplicationFiled: August 29, 2023Publication date: March 14, 2024Applicant: Advanced Micro Devices, Inc.Inventors: Divya Madapusi Srinivas Prasad, Michael Ignatowski, Gabriel Loh
-
Publication number: 20240088099Abstract: Memory stacks having substantially vertical bitlines, and chip packages having the same, are disclosed herein. In one example, a memory stack is provided that includes a first memory IC die and a second memory IC die. The second memory IC die is stacked on the first memory IC die. Bitlines are routed through the first and second IC dies in a substantially vertical orientation. Wordlines within the first memory IC die are oriented orthogonal to the bitlines.Type: ApplicationFiled: June 28, 2023Publication date: March 14, 2024Inventors: Divya Madapusi Srinivas PRASAD, Vignesh ADHINARAYANAN, Michael IGNATOWSKI, Hyung-Dong LEE
-
Publication number: 20240088098Abstract: Disclosed wherein stacked memory dies that utilize a mix of high and low operational temperature memory and non-volatile based memory dies, and chip packages containing the same. High temperature memory dies, such as those using non-volatile memory (NVM) technologies are in a memory stack with low temperature memory dies, such as those having volatile memory technologies. In some cases, the high temperature memory technologies could be used together, in some cases, on the same IC die as logic circuitry. In one example, a memory stack is provided that include a first memory IC die having high temperature memory circuitry, such as non-volatile memory, stacked below a second memory IC die. The second memory IC die has high temperature memory circuitry, such as volatile memory circuitry.Type: ApplicationFiled: May 19, 2023Publication date: March 14, 2024Inventors: Divya Madapusi Srinivas PRASAD, Niti MADAN, Michael IGNATOWSKI, Hyung-Dong LEE
-
Publication number: 20240081038Abstract: According to one implementation of the present disclosure, a circuit structure is configured to store charge in a charge-based storage element, where the charge-based storage element is disposed at least partially in a shallow-trench-isolation (STI) region of the circuit. According to one implementation of the present disclosure, a method includes: providing a circuit structure disposed on a substrate and a shallow-trench-isolation (STI) region of a circuit; forming an opening of the substrate and the STI region by removing a portion of the substrate and STI region; placing a first liner material in the opening and on remaining portions of the substrate and the STI region; and depositing a first metal layer in the opening on the first liner material.Type: ApplicationFiled: September 2, 2022Publication date: March 7, 2024Inventors: Divya Madapusi Srinivas Prasad, David Victor Pietromonaco, Brian Tracy Cline, Mudit Bhargave
-
Publication number: 20240021232Abstract: According to one implementation of the present disclosure, a cache memory includes: a plurality of cache-lines, wherein each row of cache-lines comprises: tag bits of a tag-random access memory (tag-RAM); data bits of a data-random access memory (data-RAM), and a single set of retention bits corresponding to the tag-RAM. According to one implementation of the present disclosure, a method includes: sampling a single set of retention bits of a cache-line of a cache memory, where the cache-line comprises the single set of retention bits, tag-RAM and data-RAM, and where at least the single set of retention bits comprise eDRAM bitcells; and performing a refresh cycle of at least the data-RAM corresponding to the tag-RAM based on the sampled single set of retention bits.Type: ApplicationFiled: July 15, 2022Publication date: January 18, 2024Inventors: Divya Madapusi Srinivas Prasad, Krishnendra Nathella, David Victor Pietromonaco
-
Publication number: 20230062482Abstract: According to one implementation of the present disclosure, a method includes providing one or more tuning parameters of a transistor device at a first temperature of a range of temperatures below a temperature threshold; and adjusting the one or more tuning parameters until one or more second parameters of the transistor device corresponds to substantially the same value at the first temperature as a second temperature above the temperature threshold.Type: ApplicationFiled: February 8, 2021Publication date: March 2, 2023Inventors: Divya Madapusi Srinivas Prasad, David Victor Pietromonaco, Brian Tracy Cline
-
Patent number: 11126778Abstract: Implementations described herein are directed to a device with a processor and memory having stored thereon instructions that, when executed by the processor, cause the processor to acquire an integrated circuit layout of physical cells from a database and define wirelength relationships between input/output connections and a cell count for the physical cells in multiple domains. The instructions may cause the processor to define wirelength parameters of the integrated circuit layout in each domain of the multiple domains and generate a data file for the integrated circuit layout of the physical cells based on the wirelength relationships and the wirelength parameters to guide power and performance of the integrated circuit layout of the physical cells. The instructions may cause the processor to fabricate, or contribute to the fabrication of, an integrated circuit based on the data file for the integrated circuit layout of the physical cells.Type: GrantFiled: May 18, 2020Date of Patent: September 21, 2021Assignee: Arm LimitedInventors: Divya Madapusi Srinivas Prasad, Saurabh Pijuskumar Sinha, Brian Tracy Cline, Stephen Lewis Moore
-
Publication number: 20200279067Abstract: Implementations described herein are directed to a device with a processor and memory having stored thereon instructions that, when executed by the processor, cause the processor to acquire an integrated circuit layout of physical cells from a database and define wirelength relationships between input/output connections and a cell count for the physical cells in multiple domains. The instructions may cause the processor to define wirelength parameters of the integrated circuit layout in each domain of the multiple domains and generate a data file for the integrated circuit layout of the physical cells based on the wirelength relationships and the wirelength parameters to guide power and performance of the integrated circuit layout of the physical cells. The instructions may cause the processor to fabricate, or contribute to the fabrication of, an integrated circuit based on the data file for the integrated circuit layout of the physical cells.Type: ApplicationFiled: May 18, 2020Publication date: September 3, 2020Inventors: Divya Madapusi Srinivas Prasad, Saurabh Pijuskumar Sinha, Brian Tracy Cline, Stephen Lewis Moore
-
Patent number: 10657218Abstract: Implementations described herein are directed to a device with a processor and memory having stored thereon instructions that, when executed by the processor, cause the processor to acquire an integrated circuit layout of physical cells from a database and define wirelength relationships between input/output connections and a cell count for the physical cells in multiple domains. The instructions may cause the processor to define wirelength parameters of the integrated circuit layout in each domain of the multiple domains and generate a data file for the integrated circuit layout of the physical cells based on the wirelength relationships and the wirelength parameters to guide power and performance of the integrated circuit layout of the physical cells. The instructions may cause the processor to fabricate, or contribute to the fabrication of, an integrated circuit based on the data file for the integrated circuit layout of the physical cells.Type: GrantFiled: November 29, 2017Date of Patent: May 19, 2020Assignee: Arm LimitedInventors: Divya Madapusi Srinivas Prasad, Saurabh Pijuskumar Sinha, Brian Tracy Cline, Stephen Lewis Moore
-
Publication number: 20190163860Abstract: Implementations described herein are directed to a device with a processor and memory having stored thereon instructions that, when executed by the processor, cause the processor to acquire an integrated circuit layout of physical cells from a database and define wirelength relationships between input/output connections and a cell count for the physical cells in multiple domains. The instructions may cause the processor to define wirelength parameters of the integrated circuit layout in each domain of the multiple domains and generate a data file for the integrated circuit layout of the physical cells based on the wirelength relationships and the wirelength parameters to guide power and performance of the integrated circuit layout of the physical cells. The instructions may cause the processor to fabricate, or contribute to the fabrication of, an integrated circuit based on the data file for the integrated circuit layout of the physical cells.Type: ApplicationFiled: November 29, 2017Publication date: May 30, 2019Inventors: Divya Madapusi Srinivas Prasad, Saurabh Pijuskumar Sinha, Brian Tracy Cline, Stephen Lewis Moore