Patents by Inventor Divyasree J.
Divyasree J. has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11469586Abstract: A circuit includes a first transistor, a second transistor, and a sense transistor. The first current terminals of the first and second transistors are coupled together at a power supply node. The control terminals of the second and third transistors are coupled together. The second current terminals of the first, second, and third transistors are coupled together. The sense resistor is coupled between the first current terminals of the first and second transistors and the first current terminal of the third transistor. The first and second transistors are configured such that during a first mode of operation, current to a load flows through the first and second transistors, and during a second mode of operation, current to a load is discontinued through the first transistor yet flows through the second transistor.Type: GrantFiled: April 30, 2020Date of Patent: October 11, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Ashish Ojha, Krishnamurthy Shankar, Divyasree J, Siddhartha Gopal Krishna, Sarangan Thirumavalavan
-
Patent number: 11255920Abstract: A circuit includes an input terminal, a first transistor, a second transistor, a comparator, a voltage reference circuit, and a control circuit. The first transistor includes a first terminal coupled to the input terminal. The second transistor includes a first terminal coupled to the input terminal. The comparator includes a first terminal coupled to the input terminal. The voltage reference circuit is coupled to a second terminal of the comparator. The control circuit includes an input, a first output, and a second output. The input is coupled to an output of the comparator. The first output is coupled to a second terminal of the first transistor. The second output is coupled to a second terminal of the second transistor.Type: GrantFiled: February 10, 2020Date of Patent: February 22, 2022Assignee: Texas Instruments IncorporatedInventors: Ashish Ojha, Siddhartha Gopal Krishna, Divyasree J, Krishnamurthy Shankar, Venkata Naresh Kotikelapudi
-
Publication number: 20210247462Abstract: A circuit includes an input terminal, a first transistor, a second transistor, a comparator, a voltage reference circuit, and a control circuit. The first transistor includes a first terminal coupled to the input terminal. The second transistor includes a first terminal coupled to the input terminal. The comparator includes a first terminal coupled to the input terminal. The voltage reference circuit is coupled to a second terminal of the comparator. The control circuit includes an input, a first output, and a second output. The input is coupled to an output of the comparator. The first output is coupled to a second terminal of the first transistor. The second output is coupled to a second terminal of the second transistor.Type: ApplicationFiled: February 10, 2020Publication date: August 12, 2021Inventors: Ashish OJHA, Siddhartha GOPAL KRISHNA, Divyasree J, Krishnamurthy SHANKAR, Venkata Naresh KOTIKELAPUDI
-
Publication number: 20200389008Abstract: A circuit includes a first transistor, a second transistor, and a sense transistor. The first current terminals of the first and second transistors are coupled together at a power supply node. The control terminals of the second and third transistors are coupled together. The second current terminals of the first, second, and third transistors are coupled together. The sense resistor is coupled between the first current terminals of the first and second transistors and the first current terminal of the third transistor. The first and second transistors are configured such that during a first mode of operation, current to a load flows through the first and second transistors, and during a second mode of operation, current to a load is discontinued through the first transistor yet flows through the second transistor.Type: ApplicationFiled: April 30, 2020Publication date: December 10, 2020Inventors: Ashish OJHA, Krishnamurthy SHANKAR, Divyasree J., Siddhartha GOPAL KRISHNA, Sarangan THIRUMAVALAVAN
-
Publication number: 20200079275Abstract: One example includes a communication system. The system includes a data transmitter configured to generate a digital communication signal and a data receiver configured to receive the digital communication signal. The system also includes a pulse-width distortion (PWD) correction circuit arranged between the data transmitter and the data receiver and being configured to adjust at least one timing parameter associated with the communication signal.Type: ApplicationFiled: July 30, 2019Publication date: March 12, 2020Inventors: Anant Shankar Kamath, Divyasree J.
-
Patent number: 10363861Abstract: One example includes a communication system. The system includes a data transmitter configured to generate a digital communication signal and a data receiver configured to receive the digital communication signal. The system also includes a pulse-width distortion (PWD) correction circuit arranged between the data transmitter and the data receiver and being configured to adjust at least one timing parameter associated with the communication signal.Type: GrantFiled: October 4, 2018Date of Patent: July 30, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Anant Shankar Kamath, Divyasree J.
-
Publication number: 20190077302Abstract: One example includes a communication system. The system includes a data transmitter configured to generate a digital communication signal and a data receiver configured to receive the digital communication signal. The system also includes a pulse-width distortion (PWD) correction circuit arranged between the data transmitter and the data receiver and being configured to adjust at least one timing parameter associated with the communication signal.Type: ApplicationFiled: October 4, 2018Publication date: March 14, 2019Inventors: Anant Shankar Kamath, Divyasree J.
-
Patent number: 10122524Abstract: One example includes a communication system. The system includes a data transmitter configured to generate a digital communication signal and a data receiver configured to receive the digital communication signal. The system also includes a pulse-width distortion (PWD) correction circuit arranged between the data transmitter and the data receiver and being configured to adjust at least one timing parameter associated with the communication signal.Type: GrantFiled: February 20, 2018Date of Patent: November 6, 2018Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Anant Shankar Kamath, Divyasree J.
-
Publication number: 20180176002Abstract: One example includes a communication system. The system includes a data transmitter configured to generate a digital communication signal and a data receiver configured to receive the digital communication signal. The system also includes a pulse-width distortion (PWD) correction circuit arranged between the data transmitter and the data receiver and being configured to adjust at least one timing parameter associated with the communication signal.Type: ApplicationFiled: February 20, 2018Publication date: June 21, 2018Inventors: Anant Shankar Kamath, Divyasree J.
-
Patent number: 9935763Abstract: One example includes a communication system. The system includes a data transmitter configured to generate a digital communication signal and a data receiver configured to receive the digital communication signal. The system also includes a pulse-width distortion (PWD) correction circuit arranged between the data transmitter and the data receiver and being configured to adjust at least one timing parameter associated with the communication signal.Type: GrantFiled: April 10, 2017Date of Patent: April 3, 2018Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Anant Shankar Kamath, Divyasree J.
-
Publication number: 20170366332Abstract: One example includes a communication system. The system includes a data transmitter configured to generate a digital communication signal and a data receiver configured to receive the digital communication signal. The system also includes a pulse-width distortion (PWD) correction circuit arranged between the data transmitter and the data receiver and being configured to adjust at least one timing parameter associated with the communication signal.Type: ApplicationFiled: April 10, 2017Publication date: December 21, 2017Inventors: ANANT SHANKAR KAMATH, DIVYASREE J.
-
Patent number: 9455721Abstract: An FLL (frequency locked loop) oscillator/clock generator includes a free-running oscillator (such as a ring oscillator), and generates an FLL_clk with an FLL-controlled frequency fOSC. The FLL control loop includes a switched capacitor resistor divider that converts fOSC to a resistance, generating an FLL feedback voltage Vfosc used to generate a loop control signal OSC_cntrl input to the oscillator. In response, the oscillator frequency locks FLL_clk to fosc. In an example implementation, the FLL oscillator/clock operates with spread spectrum clocking (SSC) that provides triangular SSC modulation based on a truncated RC transition voltage generated as a negative feedback to an RC relaxation oscillator, with truncation based on switched tripping threshold voltages generated a positive feedback to the RC relaxation oscillator.Type: GrantFiled: December 31, 2014Date of Patent: September 27, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Divyasree J., Anant Shankar Kamath
-
Publication number: 20160105187Abstract: An FLL (frequency locked loop) oscillator/clock generator includes a free-running oscillator (such as a ring oscillator), and generates an FLL_clk with an FLL-controlled frequency fOSC. The FLL control loop includes a switched capacitor resistor divider that converts fOSC to a resistance, generating an FLL feedback voltage Vfosc used to generate a loop control signal OSC_cntrl input to the oscillator. In response, the oscillator frequency locks FLL_clk to fosc. In an example implementation, the FLL oscillator/clock operates with spread spectrum clocking (SSC) that provides triangular SSC modulation based on a truncated RC transition voltage generated as a negative feedback to an RC relaxation oscillator, with truncation based on switched tripping threshold voltages generated a positive feedback to the RC relaxation oscillator.Type: ApplicationFiled: December 31, 2014Publication date: April 14, 2016Inventors: Divyasree J., Anant Shankar Kamath