Patents by Inventor Dmytro Chumakov
Dmytro Chumakov has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9070639Abstract: In sophisticated semiconductor devices, manufacturing techniques and etch masks may be formed on the basis of a mask layer stack which comprises an additional mask layer, which may receive an opening on the basis of lithography techniques. Thereafter, the width of the mask opening may be reduced by applying a selective deposition or growth process, which thus results in a highly uniform and well-controllable adjustment of the target width of the etch mask prior to performing the actual patterning process, for instance for forming sophisticated contact openings, via openings and the like.Type: GrantFiled: March 23, 2011Date of Patent: June 30, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Dmytro Chumakov, Volker Grimm
-
Patent number: 9006906Abstract: A capacitor is formed in nano channels in a conductive body. Embodiments include forming a source contact through a first inter layer dielectric (ILD), forming a conductive body on the first ILD, forming a second ILD on the conductive body, forming drain and gate contacts through the second ILD, conductive body, and first ILD, forming nano channels in the conductive body, forming an insulating layer in the channels, and metalizing the channels. An embodiment includes forming the nano channels by forming a mask on the second ILD, the mask having features with a pitch of 50 nanometers (nm) to 100 nm, etching the second ILD through the mask, etching the conductive body through the mask to a depth of 80% to 90% of the thickness of the conductive body, and removing the mask.Type: GrantFiled: June 23, 2014Date of Patent: April 14, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Dmytro Chumakov, Wolfgang Buchholtz, Petra Hetzer
-
Patent number: 8946019Abstract: In a semiconductor device, capacitors may be formed so as to be in direct contact with a transistor by using a shared transistor region, such as a drain region or a source region of closely spaced transistors, as one capacitor electrode, while the other capacitor electrode is provided in the form of a buried electrode in the dielectric material of the contact level. To this end, dielectric material may be deposited so as to reliably form a void, wherein, at any appropriate manufacturing stage, a capacitor dielectric material may be provided so as to separate the capacitor electrodes.Type: GrantFiled: December 10, 2010Date of Patent: February 3, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Dmytro Chumakov, Tino Hertzsch
-
Patent number: 8925396Abstract: During the fabrication of microstructure devices, such as integrated circuits, particles may be analyzed by displacing or removing the particles from the device surface and subsequently performing an analysis process. Consequently, a well-defined measurement environment may be established after removal of the particles, which may be accomplished on the basis of nanoprobes and the like. Hence, even critical surface areas may be monitored with respect to contamination and the like on the basis of well-established analysis techniques.Type: GrantFiled: March 17, 2010Date of Patent: January 6, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Petra Hetzer, Matthias Schaller, Dmytro Chumakov
-
Publication number: 20140299929Abstract: A capacitor is formed in nano channels in a conductive body. Embodiments include forming a source contact through a first inter layer dielectric (ILD), forming a conductive body on the first ILD, forming a second ILD on the conductive body, forming drain and gate contacts through the second ILD, conductive body, and first ILD, forming nano channels in the conductive body, forming an insulating layer in the channels, and metalizing the channels. An embodiment includes forming the nano channels by forming a mask on the second ILD, the mask having features with a pitch of 50 nanometers (nm) to 100 nm, etching the second ILD through the mask, etching the conductive body through the mask to a depth of 80% to 90% of the thickness of the conductive body, and removing the mask.Type: ApplicationFiled: June 23, 2014Publication date: October 9, 2014Inventors: Dmytro CHUMAKOV, Wolfgang BUCHHOLTZ, Petra HETZER
-
Patent number: 8785271Abstract: A capacitor is formed in nano channels in a conductive body. Embodiments include forming a source contact through a first inter layer dielectric (ILD), forming a conductive body on the first ILD, forming a second ILD on the conductive body, forming drain and gate contacts through the second ILD, conductive body, and first ILD, forming nano channels in the conductive body, forming an insulating layer in the channels, and metalizing the channels. An embodiment includes forming the nano channels by forming a mask on the second ILD, the mask having features with a pitch of 50 nanometers (nm) to 100 nm, etching the second ILD through the mask, etching the conductive body through the mask to a depth of 80% to 90% of the thickness of the conductive body, and removing the mask.Type: GrantFiled: January 31, 2011Date of Patent: July 22, 2014Assignee: GLOBALFOUNDRIES, Inc.Inventors: Dmytro Chumakov, Wolfgang Buchholtz, Petra Hetzer
-
Patent number: 8748199Abstract: Methods and systems are provided for fabricating a semiconductor device. An exemplary method involves forming a feature of a semiconductor device in a first region of a layer of material on a semiconductor substrate and forming a test structure in a second region of the layer of material. The test structure is formed concurrently to forming the feature, and a dimension of the feature is determined using the test structure.Type: GrantFiled: April 22, 2011Date of Patent: June 10, 2014Assignee: GLOBALFOUNDRIES, Inc.Inventor: Dmytro Chumakov
-
Patent number: 8598579Abstract: In complex semiconductor devices, the contact characteristics may be efficiently determined on the basis of a test structure which includes a combination of interconnect chain structures and a comb structure including gate electrode structures. Consequently, an increased amount of measurement information may be obtained on the basis of a reduced overall floor space of the test structure. In this manner, the complex manufacturing sequence for forming a contact level of a semiconductor device may be quantitatively estimated and monitored.Type: GrantFiled: February 3, 2011Date of Patent: December 3, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Dmytro Chumakov, Dirk Utess
-
Patent number: 8569171Abstract: A semiconductor device with reduced defect density is fabricated by forming localized metal silicides instead of full area silicidation. Embodiments include forming a transistor having a gate electrode and source/drain regions on a substrate, forming a masking layer with openings exposing portions of both the gate electrode and source/drain regions over the substrate, depositing metal in the openings on the exposed portions, forming silicides in the openings, and removing unreacted metal and the masking layer.Type: GrantFiled: July 1, 2011Date of Patent: October 29, 2013Assignee: GLOBALFOUNDRIES Inc.Inventor: Dmytro Chumakov
-
Patent number: 8563426Abstract: Vertical contact structures, such as contact elements connected to semiconductor-based contact regions in device areas comprising densely-spaced gate electrode structures, are formed for given lithography and patterning capabilities by incorporating at least one additional dielectric layer of superior tapering behavior into the dielectric material system.Type: GrantFiled: August 12, 2011Date of Patent: October 22, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Dmytro Chumakov, Tino Hertzsch
-
Patent number: 8546915Abstract: An integrated circuit having a place-efficient capacitor includes a lower capacitor electrode having a surface area comprised of an inner surface area of a partial opening and a via opening formed in a patterned dielectric layer on a semiconductor substrate, a capacitor insulating layer overlying the lower capacitor electrode, and an upper capacitor electrode including a metal fill material filling the partial opening and the via opening and having a surface area that includes the inner surface area of the partial opening and via opening.Type: GrantFiled: July 5, 2012Date of Patent: October 1, 2013Assignee: GLOBLFOUNDRIES, Inc.Inventor: Dmytro Chumakov
-
Patent number: 8541311Abstract: Embodiments of a method for fabricating integrated circuits are provided. In one embodiment, the method includes the steps of depositing a dielectric layer over a semiconductor device, forming a plurality of trimmed hardmask structures at predetermined locations over the dielectric layer, embedding the plurality of trimmed hardmask structures in a surrounding hardmask layer, removing the plurality of trimmed hardmask structures to create a plurality of openings through the surrounding hardmask layer, and etching the dielectric layer through the plurality of openings to form a plurality of etch features therein.Type: GrantFiled: December 22, 2010Date of Patent: September 24, 2013Assignee: GLOBALFOUNDRIES, Inc.Inventor: Dmytro Chumakov
-
Patent number: 8518721Abstract: A method is provided including depositing a layer of material on a substrate, during deposition of the material, at a predetermined depth, laterally implanting a first dopant and a second dopant in the material, the second dopant being different from the first dopant, etching the material, during etching, detecting the positions and intensities of the first and second dopants, and calculating lateral homogeneity of the material in situ from the intensities of the first and second dopants.Type: GrantFiled: May 15, 2012Date of Patent: August 27, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Dmytro Chumakov, Peter Baars
-
Patent number: 8508053Abstract: Thermally induced stress in a semiconductor die, i.e., in a complex metallization system thereof, may be reduced by “dividing” a package substrate into two or more substrate sections, which may have formed therebetween an appropriate stress buffer region, for instance a region of superior resiliency. In this case, the total deformation of the package substrate may be reduced, thereby also reducing the thermally induced stress forces in the complex metallization system of the semiconductor die. Hence, for a given size and complexity of a metallization system, an increased production yield and superior reliability may be achieved.Type: GrantFiled: December 9, 2010Date of Patent: August 13, 2013Assignee: GLOBALFOUNDRIES Inc.Inventor: Dmytro Chumakov
-
Patent number: 8497583Abstract: A stress compensation region that may be appropriately positioned on a package substrate may compensate for or at least significantly reduce the thermally induced mechanical stress in a sensitive metallization system of a semiconductor die, in particular during the critical reflow process. For example, a stressor ring may be formed so as to laterally surround the chip receiving portion of the package substrate, wherein the stressor ring may efficiently compensate for the thermally induced deformation in the chip receiving portion.Type: GrantFiled: December 9, 2010Date of Patent: July 30, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Dmytro Chumakov, Michael Grillberger, Heike Berthold, Katrin Reiche
-
Patent number: 8435885Abstract: Analysis of chemical and physical characteristics of polymer species and etch residues caused in critical plasma-assisted etch processes for patterning material layers in semiconductor devices may be accomplished by removing at least a portion of these species on the basis of a probing material layer, which may be lifted-off from the patterned surface. The probing material layer may substantially suppress a chemical modification of the species of interest and may thus allow the examination of the initial status of these species.Type: GrantFiled: July 11, 2011Date of Patent: May 7, 2013Assignee: GLOBALFOUNDRIES, Inc.Inventors: Dmytro Chumakov, Petra Hetzer, Matthias Schaller
-
Patent number: 8420479Abstract: A contact level in a semiconductor device may be used for providing a capacitor that may be directly connected to a transistor, thereby providing a very space-efficient capacitor/transistor configuration. For example, superior dynamic RAM arrays may be formed on the basis of the capacitor/transistor configuration disclosed herein.Type: GrantFiled: November 9, 2010Date of Patent: April 16, 2013Assignee: GLOBALFOUNDRIES Inc.Inventor: Dmytro Chumakov
-
Publication number: 20130001654Abstract: A semiconductor device with reduced defect density is fabricated by forming localized metal silicides instead of full area silicidation. Embodiments include forming a transistor having a gate electrode and source/drain regions on a substrate, forming a masking layer with openings exposing portions of both the gate electrode and source/drain regions over the substrate, depositing metal in the openings on the exposed portions, forming silicides in the openings, and removing unreacted metal and the masking layer.Type: ApplicationFiled: July 1, 2011Publication date: January 3, 2013Applicant: GLOBALFOUNDRIES Inc.Inventor: Dmytro Chumakov
-
Publication number: 20120282712Abstract: Recess markers are implanted in a material during deposition and used during etching of the material for in-situ removal rate and removal homogeneity-over-radius definitions. An embodiment includes depositing a material on a substrate, implanting two dopants at two predetermined times, respectively, during deposition of the material, etching the material, detecting depths of the two dopants during etching, calculating the removal rate of the material in situ from the depths of the two dopants, and determining from the removal rate an etching stop position. Embodiments further include laterally implanting two dopants in a material at a predetermined depth during deposition, etching the material, detecting the positions and intensities of the two dopants during etching, and calculating lateral homogeneity of the material in situ from intensities of the dopants. Embodiments further include in situ corrective action for the removal process based on the determined removal rate and lateral homogeneity.Type: ApplicationFiled: May 15, 2012Publication date: November 8, 2012Applicant: GLOBALFOUNDRIES INC.Inventors: Dmytro Chumakov, Peter Baars
-
Publication number: 20120267763Abstract: An integrated circuit having a place-efficient capacitor includes a lower capacitor electrode having a surface area comprised of an inner surface area of a partial opening and a via opening formed in a patterned dielectric layer on a semiconductor substrate, a capacitor insulating layer overlying the lower capacitor electrode, and an upper capacitor electrode including a metal fill material filling the partial opening and the via opening and having a surface area that includes the inner surface area of the partial opening and via opening.Type: ApplicationFiled: July 5, 2012Publication date: October 25, 2012Applicant: GLOBALFOUNDRIES INC.Inventor: Dmytro CHUMAKOV