Patents by Inventor Don Devendorf
Don Devendorf has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080095265Abstract: A linearizer and method. In a most general embodiment, the inventive linearizer includes a characterizer coupled to an input to and an output from said circuit for generating a set of coefficients and a predistortion engine responsive to said coefficients for predistorting a signal input to said circuit such that said circuit generates a linearized output in response thereto. In a specific application, the circuit is a power amplifier into which a series of pulses are sent during an linearizer initialization mode of operation. In a specific implementation, the characterizer analyzes finite impulse responses of the amplifier in-response to the initialization pulses and calculates the coefficients for the feedback compensation filter in response thereto. In the preferred embodiment, the impulse responses are averaged with respect to a threshold to provide combined responses. In the illustrative embodiment, the combined responses are Fast Fourier Transformed, reciprocated and then inverse transformed.Type: ApplicationFiled: December 5, 2007Publication date: April 24, 2008Applicant: TelASIC Communications, Inc.Inventors: Khiem Cai, David Rutan, Matthew Gorder, Don Devendorf
-
Publication number: 20060120479Abstract: A crest reduction system and method. The inventive system includes a first circuit for suppressing peak amplitudes of an input signal and providing a peak amplitude suppressed signal in response thereto and a second circuit coupled to the first circuit for rejecting intermodulation distortion in the amplitude suppressed signal. In the illustrative implementation, the first circuit is a peak amplitude suppressor having circuitry for computing an amplitude of the input signal and for computing a gain factor for the input signal in response thereto. In the best mode, the gain factor is obtained from a lookup table. The peak amplitude suppressor further includes a multiplier for applying the gain factor to the input signal. In the illustrative embodiment, the second circuit includes a plurality of bandpass filters and a summer for combining the outputs thereof.Type: ApplicationFiled: October 7, 2005Publication date: June 8, 2006Inventors: Khiem Cai, Samuel Kent, Don Devendorf
-
Publication number: 20060078065Abstract: A linearizer and method. In a most general embodiment, the inventive linearizer includes a characterizer coupled to an input to and an output from said circuit for generating a set of coefficients and a predistortion engine responsive to said coefficients for predistorting a signal input to said circuit such that said circuit generates a linearized output in response thereto. In a specific application, the circuit is a power amplifier into which a series of pulses are sent during an linearizer initialization mode of operation. In a specific implementation, the characterizer analyzes finite impulse responses of the amplifier in- response to the initialization pulses and calculates the coefficients for the feedback compensation filter in response thereto. In the preferred embodiment, the impulse responses are averaged with respect to a threshold to provide combined responses. In the illustrative embodiment, the combined responses are Fast Fourier Transformed, reciprocated and then inverse transformed.Type: ApplicationFiled: June 9, 2005Publication date: April 13, 2006Inventors: Khiem Cai, David Rutan, Matthew Gorder, Don Devendorf
-
Publication number: 20050270107Abstract: A low distortion amplifier. The novel amplifier includes a first transistor Q1 having first and second output terminals and an input terminal adapted to receive an input signal, and a second transistor Q2 having first and second output terminals and an input terminal adapted to receive a signal from the first output terminal of Q1, wherein the second output terminal of Q1 is connected to the second output terminal of Q2 in order to eliminate a nonlinear current component in Q2. In an illustrative embodiment, the amplifier also includes a cascode Darlington pair Q3, Q4 for holding the second output terminals of Q1 and Q2 at a desired voltage to further reduce distortion and to maintain a wide bandwidth.Type: ApplicationFiled: June 8, 2005Publication date: December 8, 2005Inventors: Don Devendorf, Lloyd Linder, Cuong Tran
-
Publication number: 20050128118Abstract: A trimmable comparator. The novel comparator includes a first circuit for comparing first and second input signals and in accordance therewith generating first and second output signals, and a second circuit for adding an adjustable current to the first output signal such that the comparator is in a transition state when the first and/or second input signals are at desired levels. The comparator may also include a third circuit for adding an adjustable current to the second output signal. In the illustrative embodiments, the second and third circuits are implemented using adjustable current sources with trimmable resistors, or using digital to analog converters. The novel comparators may be used in an analog to digital converter to allow the converter thresholds to be adjusted to desired levels.Type: ApplicationFiled: July 12, 2004Publication date: June 16, 2005Inventors: Don Devendorf, Erick Hirata, Lloyd Linder
-
Publication number: 20050083223Abstract: A folding amplifier. The novel folding amplifier includes a first circuit for receiving an input signal and a plurality of reference signals and in accordance therewith generating a plurality of differential signals, a second circuit for receiving the differential signals and in accordance therewith generating first and second output signals for each differential signal, and a third circuit for combining selected output signals to generate a folding signal. The first circuit is implemented using a plurality of differential gain stages that drive the second circuit, comprised of a plurality of folding stages. The gain of the differential gain stages and the separation between reference signals is chosen such that adjacent folding stages do not conduct simultaneously.Type: ApplicationFiled: October 19, 2004Publication date: April 21, 2005Inventor: Don Devendorf
-
Publication number: 20050035791Abstract: A sample and hold circuit including a first arrangement for receiving an input signal; a second arrangement for sampling and holding the signal in response to a control signal; and a third arrangement for minimizing the change in an input transistor's base current when the circuit switches from track to hold or hold to track and for keeping the collector emitter voltage constant at the input transistor. An arrangement is disclosed to increase the dynamic current accuracy of a current mirror for a diode connected transistor, by holding the voltage across one transistor in the current mirror constant. Another arrangement is disclosed for holding collector to emitter voltage constant for intermediate transistors resulting in improved gain accuracy and linearity. In one embodiment, a dummy leg is added to isolate the output voltage from switching transients that occur when an intermediate transistor is turned on at the transition from track to hold.Type: ApplicationFiled: June 8, 2004Publication date: February 17, 2005Inventors: Don Devendorf, Lloyd Linder, Kelvin Tran
-
Publication number: 20050035788Abstract: A clamped comparator. The novel comparator includes a first circuit for comparing first and second input signals and generating a digital output, and a second circuit for receiving a control signal and in accordance therewith decoupling the input signals from the output. The second circuit includes one or more switching circuits adapted to clamp the signal path between the input signals and the output when the circuit is operating in a ‘mute’ mode. In an illustrative embodiment, the comparator also includes a pre-amplifier with an amplifier stage, and the switching circuit is adapted to turn off the amplifier stage and/or steer the outputs of the amplifier stage out of the signal path, when the circuit is in the ‘mute’ mode.Type: ApplicationFiled: December 18, 2003Publication date: February 17, 2005Inventors: Don Devendorf, Erick Hirata, Robert Horhota, Christopher Langit, Lloyd Linder, Phung Phan
-
Publication number: 20050038846Abstract: A subtraction circuit. The novel subtraction circuit includes a first circuit for providing an impedance between an input node and an output node, a second circuit for generating a first current and applying the first current to the output node to produce a desired voltage drop between the input and output nodes, and a third circuit for independently generating a second current relative to the first current and applying the second current to the input node to regulate a current input to the first circuit at the input node. The second and third circuits are implemented using two digital to analog converters (DACs), a precision DAC for generating the first current and a non-trimmed “dummy” DAC for generating the second current. In an illustrative embodiment, the subtraction circuit is used in the reconstruction stage of a subranging analog to digital converter.Type: ApplicationFiled: May 17, 2004Publication date: February 17, 2005Inventors: Don Devendorf, Benjamin Felder, Erick Hirata, Christopher Langit, Lloyd Linder
-
Publication number: 20050035790Abstract: A high speed switch. The novel switch includes an input circuit having a transistor Q1 for receiving an input signal, a first mechanism for providing a path from an output of Q1 to an output terminal, and a second mechanism for receiving a control signal and in accordance therewith reducing the conductivity of the path during a mute mode. The first mechanism includes a first circuit for providing a first path from an output of Q1 to a first node, and a second circuit for providing a second path connecting the first node to the output terminal. The second mechanism is adapted to apply a signal to the first node during the mute mode such that the first and second circuits are off or partially conducting. The switch also includes a circuit for clamping the first node to a first predetermined voltage during the mute mode.Type: ApplicationFiled: December 18, 2003Publication date: February 17, 2005Inventors: Don Devendorf, Seth Everton, Lloyd Linder, Michael Liou
-
Publication number: 20050035892Abstract: A DAC (10) including an operational amplifier (12) having an input terminal; a plurality of current paths coupled to the input terminal; a plurality of current sources (I1/2-I4/2); and an arrangement (11) for switchably coupling current from at least two of the cells to a respective one of the paths in response to an input signal. In a specific embodiment, the inventive DAC (10) further includes a first resistive element (2R1-2R4) disposed in each of the current paths, a second resistive element (R1-R4) disposed between the current paths, and a feedback resistor (RF) disposed between an output terminal of the amplifier and the input terminal thereof. In the illustrative embodiment, the coupling arrangement includes a plurality of switches (SW1-SW4); each of the switches is adapted to switch half of the current from a first source and half of the current from a second source into a respective one of the paths.Type: ApplicationFiled: December 18, 2003Publication date: February 17, 2005Inventors: Don Devendorf, Erick Hirata, Lloyd Linder, Christopher Langit, Roger Kosaka