Patents by Inventor Don H. Walker
Don H. Walker has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9798682Abstract: A method for providing notification of completion of a computing task includes providing access to an information handling resource for a first information handling system, registering the first information handling system with a first completion queue, submitting commands from the first information handling system to a first submission queue, providing access to the information handling resource for second first information handling system, registering the second information handling system with the first completion queue, and submitting commands from the second information handling system to a second submission queue. Upon execution of commands in the first submission queue and the second submission queue, an entry in is created a first completion queue. Upon the creation of an entry in the first completion queue, an interrupt is selectively sent to the first information handling resource and to the second information handling resource.Type: GrantFiled: June 15, 2015Date of Patent: October 24, 2017Assignee: Dell Products L.P.Inventors: Don H. Walker, William Lynn
-
Patent number: 9736012Abstract: A network includes a management module with a first root complex, a first server with a first endpoint coupled to the first root complex, and a second server with a second root complex, a second endpoint coupled to the second root complex, a third endpoint coupled to the first root complex, and a bridge coupled to the second endpoint and to the third endpoint. A method includes discovering a PCIe host bridge adapter (PHBA) and a storage resource coupled to multiple storage extents in a PCIe domain, creating a first virtual function on the storage resource and sending a first identifier for the first virtual function to the PHBA. A network interface device includes a PCIe endpoint that is coupleable to a PCIe root complex, another PCIe endpoint that is coupleable to another PCIe root complex, and a bridge that couples the first PCIe endpoint with the second PCIe endpoint.Type: GrantFiled: November 15, 2013Date of Patent: August 15, 2017Assignee: Dell Products, LPInventors: Jacob Cherian, Don H. Walker
-
Publication number: 20150278130Abstract: A method for providing notification of completion of a computing task includes providing access to an information handling resource for a first information handling system, registering the first information handling system with a first completion queue, submitting commands from the first information handling system to a first submission queue, providing access to the information handling resource for second first information handling system, registering the second information handling system with the first completion queue, and submitting commands from the second information handling system to a second submission queue. Upon execution of commands in the first submission queue and the second submission queue, an entry in is created a first completion queue. Upon the creation of an entry in the first completion queue, an interrupt is selectively sent to the first information handling resource and to the second information handling resource.Type: ApplicationFiled: June 15, 2015Publication date: October 1, 2015Inventors: Don H. Walker, William Lynn
-
Patent number: 9122515Abstract: A method for providing notification of completion of a computing task includes providing access to an information handling resource for a first information handling system, registering the first information handling system with a first completion queue, submitting commands from the first information handling system to a first submission queue, providing access to the information handling resource for second first information handling system, registering the second information handling system with the first completion queue, and submitting commands from the second information handling system to a second submission queue. Upon execution of commands in the first submission queue and the second submission queue, an entry in is created a first completion queue. Upon the creation of an entry in the first completion queue, an interrupt is selectively sent to the first information handling resource and to the second information handling resource.Type: GrantFiled: December 19, 2012Date of Patent: September 1, 2015Assignee: Dell Products L.P.Inventors: Don H. Walker, William Lynn
-
Patent number: 8811619Abstract: During execution of BIOS at an information handling system, a processor communicates with the storage controller via a command line protocol (CLP) communications channel. Via the channel, the processor obtains identification information for storage devices associated with the storage controller. The processor communicates the identification information to a key management client, which obtains encryption keys based on the identification information from a key management server. The processor receives the encryption keys, and communicates them to the storage controller via the CLP communications channel. The CLP communications channel thus provides a convenient and flexible interface for communication of security information prior to execution of an operating system.Type: GrantFiled: October 31, 2008Date of Patent: August 19, 2014Assignee: Dell Products, LPInventors: Mukund P. Khatri, Kevin T. Marks, Don H. Walker
-
Publication number: 20140173149Abstract: A method for providing notification of completion of a computing task includes providing access to an information handling resource for a first information handling system, registering the first information handling system with a first completion queue, submitting commands from the first information handling system to a first submission queue, providing access to the information handling resource for second first information handling system, registering the second information handling system with the first completion queue, and submitting commands from the second information handling system to a second submission queue. Upon execution of commands in the first submission queue and the second submission queue, an entry in is created a first completion queue. Upon the creation of an entry in the first completion queue, an interrupt is selectively sent to the first information handling resource and to the second information handling resource.Type: ApplicationFiled: December 19, 2012Publication date: June 19, 2014Inventors: DON H. WALKER, WILLIAM LYNN
-
Publication number: 20140075006Abstract: A network includes a management module with a first root complex, a first server with a first endpoint coupled to the first root complex, and a second server with a second root complex, a second endpoint coupled to the second root complex, a third endpoint coupled to the first root complex, and a bridge coupled to the second endpoint and to the third endpoint. A method includes discovering a PCIe host bridge adapter (PHBA) and a storage resource coupled to multiple storage extents in a PCIe domain, creating a first virtual function on the storage resource and sending a first identifier for the first virtual function to the PHBA. A network interface device includes a PCIe endpoint that is coupleable to a PCIe root complex, another PCIe endpoint that is coupleable to another PCIe root complex, and a bridge that couples the first PCIe endpoint with the second PCIe endpoint.Type: ApplicationFiled: November 15, 2013Publication date: March 13, 2014Applicant: Dell Products, LPInventors: Jacob Cherian, Don H. Walker
-
Patent number: 8595343Abstract: A network includes a management module with a first root complex, a first server with a first endpoint coupled to the first root complex, and a second server with a second root complex, a second endpoint coupled to the second root complex, a third endpoint coupled to the first root complex, and a bridge coupled to the second endpoint and to the third endpoint. A method includes discovering a PCIe host bridge adapter (PHBA) and a storage resource coupled to multiple storage extents in a PCIe domain, creating a first virtual function on the storage resource and sending a first identifier for the first virtual function to the PHBA. A network interface device includes a PCIe endpoint that is coupleable to a PCIe root complex, another PCIe endpoint that is coupleable to another PCIe root complex, and a bridge that couples the first PCIe endpoint with the second PCIe endpoint.Type: GrantFiled: November 14, 2008Date of Patent: November 26, 2013Assignee: Dell Products, LPInventors: Jacob Cherian, Don H. Walker
-
Patent number: 8332560Abstract: A system and method is disclosed for encoding a set of configuration data for a given expander and at some later point comparing the configuration data to a discovered configuration derived from an attempt to discover the operability of each phy or connection point of the storage system. The configuration identifies the phys or connection points that are operable and the mapping of operable connection points to wide ports communicatively of an expander.Type: GrantFiled: July 11, 2005Date of Patent: December 11, 2012Assignee: Dell Products L.P.Inventors: Kevin T. Marks, Don H. Walker
-
Patent number: 8271968Abstract: Information handling system hard disk drive firmware updates are initiated on a hard disk drive without disrupting operations of the information handling system. A firmware update is copied in executable form to the hard disk drive's buffer and executed by the hard disk drive's controller without aborting queued tasks or losing system synchronization. The controller then copies the firmware update to flash memory in parallel with execution of the firmware update so that the hard disk drive operates with minimal degradation in performance.Type: GrantFiled: December 12, 2006Date of Patent: September 18, 2012Assignee: Dell Products L.P.Inventors: Russell Woodbury, Don H. Walker, Frank Widjaja Yu
-
Publication number: 20100125653Abstract: A network includes a management module with a first root complex, a first server with a first endpoint coupled to the first root complex, and a second server with a second root complex, a second endpoint coupled to the second root complex, a third endpoint coupled to the first root complex, and a bridge coupled to the second endpoint and to the third endpoint. A method includes discovering a PCIe host bridge adapter (PHBA) and a storage resource coupled to multiple storage extents in a PCIe domain, creating a first virtual function on the storage resource and sending a first identifier for the first virtual function to the PHBA. A network interface device includes a PCIe endpoint that is coupleable to a PCIe root complex, another PCIe endpoint that is coupleable to another PCIe root complex, and a bridge that couples the first PCIe endpoint with the second PCIe endpoint.Type: ApplicationFiled: November 14, 2008Publication date: May 20, 2010Applicant: DELL PRODUCTS, LPInventors: Jacob Cherian, Don H. Walker
-
Publication number: 20100111309Abstract: During execution of BIOS at an information handling system, a processor communicates with the storage controller via a command line protocol (CLP) communications channel. Via the channel, the processor obtains identification information for storage devices associated with the storage controller. The processor communicates the identification information to a key management client, which obtains encryption keys based on the identification information from a key management server. The processor receives the encryption keys, and communicates them to the storage controller via the CLP communications channel. The CLP communications channel thus provides a convenient and flexible interface for communication of security information prior to execution of an operating system.Type: ApplicationFiled: October 31, 2008Publication date: May 6, 2010Applicant: DELL PRODUCTS, LPInventors: Mukund P. Khatri, Kevin T. Marks, Don H. Walker
-
Patent number: 7543190Abstract: False positive error warnings associated with hot insertion or removal of a device with an SAS link are filtered by comparing the timing of error warnings with the timing of hot insertion or removal of the device. An SCSI Enclosure Processor monitors physical device presence events through a side band bus, such as an I2C bus interfaced with physical devices. Upon detection of an error associated with the SAS link, an error filter module retrieves time stamped physical device presence events from the SCSI Enclosure Processor, compares the time stamp of the physical device presence event and suppresses the warning if the time stamp falls within a predetermined time of the error.Type: GrantFiled: June 28, 2006Date of Patent: June 2, 2009Inventor: Don H. Walker
-
Publication number: 20080141235Abstract: Information handling system hard disk drive firmware updates are initiated on a hard disk drive without disrupting operations of the information handling system. A firmware update is copied in executable form to the hard disk drive's buffer and executed by the hard disk drive's controller without aborting queued tasks or losing system synchronization. The controller then copies the firmware update to flash memory in parallel with execution of the firmware update so that the hard disk drive operates with minimal degradation in performance.Type: ApplicationFiled: December 12, 2006Publication date: June 12, 2008Inventors: Russell Woodbury, Don H. Walker, Frank Widjaja Yu
-
Publication number: 20080005620Abstract: False positive error warnings associated with hot insertion or removal of a device with an SAS link are filtered by comparing the timing of error warnings with the timing of hot insertion or removal of the device. An SCSI Enclosure Processor monitors physical device presence events through a side band bus, such as an I2C bus interfaced with physical devices. Upon detection of an error associated with the SAS link, an error filter module retrieves time stamped physical device presence events from the SCSI Enclosure Processor, compares the time stamp of the physical device presence event and suppresses the warning if the time stamp falls within a predetermined time of the error.Type: ApplicationFiled: June 28, 2006Publication date: January 3, 2008Inventor: Don H. Walker