Patents by Inventor Don Stark
Don Stark has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11250537Abstract: An image processor unit is described. The image processor unit includes a plurality of inputs to receive at least one input image. The image processor unit includes a plurality of outputs to provide at least one output image. The image processor unit includes a network coupled to the plurality of inputs and the plurality of outputs. The network is to couple at least one of the inputs to at least one of the outputs. The image processor unit includes an image processor circuit coupled to the network. The network to route an input image that is received at one of the inputs to the image processor circuit. The image processor circuit is to execute image signal processing program code to generate a processed output image from the input image. The network is to route the processed output image to at least one of the outputs.Type: GrantFiled: November 25, 2019Date of Patent: February 15, 2022Assignee: Google LLCInventors: Fabrizio Basso, Edward Chang, Daniel Finchelstein, Timothy Knight, William Mark, Albert Meixner, Shahriar Rabii, Jason Redgrave, Masumi Reynders, Ofer Shacham, Don Stark, Michelle Tomasko
-
Publication number: 20210140575Abstract: A saddle for a pipe, including a band adapted to wrap around a portion of the pipe to selectively block a leak or connect a service line. A securement device includes a handle pivotably connected to one of the band opposite sides, a puller pivotably connected to the other of the band opposite sides, and a pivotable connection between the handle and the puller. The pivotable connection pulls the band opposite sides toward one another when the handle is pivoted against the band.Type: ApplicationFiled: November 12, 2019Publication date: May 13, 2021Inventors: Tyler Peterson, Don Stark, Steve Greulich
-
Publication number: 20200167890Abstract: An image processor unit is described. The image processor unit includes a plurality of inputs to receive at least one input image. The image processor unit includes a plurality of outputs to provide at least one output image. The image processor unit includes a network coupled to the plurality of inputs and the plurality of outputs. The network is to couple at least one of the inputs to at least one of the outputs. The image processor unit includes an image processor circuit coupled to the network. The network to route an input image that is received at one of the inputs to the image processor circuit. The image processor circuit is to execute image signal processing program code to generate a processed output image from the input image. The network is to route the processed output image to at least one of the outputs.Type: ApplicationFiled: November 25, 2019Publication date: May 28, 2020Inventors: Fabrizio Basso, Edward Chang, Daniel Finchelstein, Timothy Knight, William Mark, Albert Meixner, Shahriar Rabii, Jason Redgrave, Masumi Reynders, Ofer Shacham, Don Stark, Michelle Tomasko
-
Patent number: 10489878Abstract: An image processor unit is described. The image processor unit includes a plurality of inputs to receive at least one input image. The image processor unit includes a plurality of outputs to provide at least one output image. The image processor unit includes a network coupled to the plurality of inputs and the plurality of outputs. The network is to couple at least one of the inputs to at least one of the outputs. The image processor unit includes an image processor circuit coupled to the network. The network to route an input image that is received at one of the inputs to the image processor circuit. The image processor circuit is to execute image signal processing program code to generate a processed output image from the input image. The network is to route the processed output image to at least one of the outputs.Type: GrantFiled: May 15, 2017Date of Patent: November 26, 2019Assignee: Google LLCInventors: Fabrizio Basso, Edward Chang, Daniel Finchelstein, Timothy Knight, William Mark, Albert Meixner, Shahriar Rabii, Jason Redgrave, Masumi Reynders, Ofer Shacham, Don Stark, Michelle Tomasko
-
Publication number: 20180330466Abstract: An image processor unit is described. The image processor unit includes a plurality of inputs to receive at least one input image. The image processor unit includes a plurality of outputs to provide at least one output image. The image processor unit includes a network coupled to the plurality of inputs and the plurality of outputs. The network is to couple at least one of the inputs to at least one of the outputs. The image processor unit includes an image processor circuit coupled to the network. The network to route an input image that is received at one of the inputs to the image processor circuit. The image processor circuit is to execute image signal processing program code to generate a processed output image from the input image. The network is to route the processed output image to at least one of the outputs.Type: ApplicationFiled: May 15, 2017Publication date: November 15, 2018Inventors: Fabrizio Basso, Edward Chang, Daniel Finchelstein, Timothy Knight, William Mark, Albert Meixner, Shahriar Rabii, Jason Redgrave, Masumi Reynders, Ofer Shacham, Don Stark, Michelle Tomasko
-
Patent number: 9343377Abstract: A method includes forming an integrated circuit device having device circuitry disposed in a device circuitry area on a substrate and a destroyable circuit formed in a destroyable circuitry area on the substrate; testing at least one operational aspect of the device circuitry using the destroyable circuit; and destroying the destroyable circuit subsequent to testing the at least one operational aspect of the device circuitry.Type: GrantFiled: January 8, 2015Date of Patent: May 17, 2016Assignee: GOOGLE INC.Inventors: Andy Yang, Benjamin Iver Gribstad, Don Stark, Shahriar Rabii, Srenik Mehta
-
Patent number: 8333532Abstract: An expansion joint sealing system may be used to provide a continuous and seamless waterproof membrane across a gap in an expansion joint. The expansion joint sealing system includes sealing members that are provided with a keyway for accepting and interlocking a coating membrane. Also disclosed are an expansion joint including spaced apart structural members and the sealing system and a method for sealing a gap between two spaced apart structural members.Type: GrantFiled: July 15, 2010Date of Patent: December 18, 2012Assignee: Construction Research & Technology GmbHInventors: James Derrigan, Dan Wald, Monty Guest, Don Starke
-
Publication number: 20110135387Abstract: An expansion joint sealing system may be used to provide a continuous and seamless waterproof membrane across a gap in an expansion joint. The expansion joint sealing system includes sealing members that are provided with a keyway for accepting and interlocking a coating membrane. Also disclosed are an expansion joint including spaced apart structural members and the sealing system and a method for sealing a gap between two spaced apart structural members.Type: ApplicationFiled: July 15, 2010Publication date: June 9, 2011Applicant: Construction Research & Technology GmbHInventors: James DERRIGAN, Dan Wald, Monty Guest, Don Starke
-
Patent number: 7849348Abstract: A programmable delay clock buffer circuit, preferably implemented in a single IC, includes a clock circuit and a plurality of variable delay lines. The clock circuit receives an input clock and is clock feedback signal and generates an intermediate clock. Each of the delay lines is configured to receive the intermediate clock and to receive at least one delay control input. A first variable delay line of the plurality is configured to generate, based on a first delay control input, a first delay from the intermediate clock to produce a clock output signal. A second variable delay line of the plurality is configured to generate, based on a second delay control input, a second delay from the intermediate clock to produce a clock feedback signal. A method of distributing clock with through programmable delay lines is also presented.Type: GrantFiled: July 23, 2007Date of Patent: December 7, 2010Assignee: NexLogic Microsystems, Inc.Inventors: Stefanos Sidiropoulos, Don Stark
-
Patent number: 6839266Abstract: A memory module includes an array of N memory devices, each memory device having M data pins, where N is greater than M, and M and N are positive integers; and N bit lines traversing the array of N memory devices, such that each one of the N bit lines is connected to M of the N memory devices.Type: GrantFiled: March 20, 2002Date of Patent: January 4, 2005Assignee: Rambus Inc.Inventors: Billy Wayne Garrett, Jr., Frederick Abbott Ware, Craig E. Hampel, Richard M. Barth, Don Stark, Abhijit Mukund Abhyankar, Catherine Yuhjung Chen, Thomas J. Sheffler, Ely K. Tsern, Steven Cameron Woo
-
Patent number: 6370668Abstract: The present invention provides a high data bandwidth memory system capable of operating in non-chip-kill and chip-kill modes. In chip-kill mode, cycle multiplexing, bit multiplexing, and time and space multiplexing are used to read/write data and syndrome across a group of memory devices. Current command packet formats are adapted to communicate with the group of memory devices in chip-kill mode.Type: GrantFiled: September 14, 1999Date of Patent: April 9, 2002Assignee: Rambus INCInventors: Billy Wayne Garrett, Jr., Frederick Abbott Ware, Craig E. Hampel, Richard M. Barth, Don Stark, Abhijit Mukund Abhyankar, Catherine Yuhjung Chen, Thomas J. Sheffler, Ely K. Tsern, Steven Cameron Woo