Patents by Inventor Donald Craig Foster
Donald Craig Foster has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9123718Abstract: A shielded package includes a shield assembly having a shield fence, a shield lid, and a shield lid adhesive electrically coupling the shield lid to the shield fence. The shield fence includes a porous sidewall through which molding compound passes during molding of the shielded package. Further, the shield fence includes a central aperture through which an electronic component is die attached and wire bonded.Type: GrantFiled: September 9, 2013Date of Patent: September 1, 2015Inventor: Donald Craig Foster
-
Patent number: 8552539Abstract: A shielded package includes a shield assembly having a shield fence, a shield lid, and a shield lid adhesive electrically coupling the shield lid to the shield fence. The shield fence includes a porous sidewall through which molding compound passes during molding of the shielded package. Further, the shield fence includes a central aperture through which an electronic component is die attached and wire bonded.Type: GrantFiled: January 9, 2013Date of Patent: October 8, 2013Assignee: Amkor Technology, Inc.Inventor: Donald Craig Foster
-
Patent number: 8551820Abstract: In accordance with the present invention, there is provided a routable substrate that may be used, for example, in relation to the manufacture of Dual and Quad Flat No-Lead (DFN/QFN) style semiconductor packages as a substrate or interposer of such packages. The method of fabricating the substrate effectively removes metal from the saw streets and provides a more stable surface structure for wire bonding. The substrate fabrication method also utilizes existing etching techniques which are implemented in a prescribed sequence to achieve no metal in the saw streets and to completely electrically isolated features. Further, the substrate fabrication method includes a molding step intended to replace pressure sensitive adhesive tapes.Type: GrantFiled: September 28, 2009Date of Patent: October 8, 2013Assignee: Amkor Technology, Inc.Inventors: Donald Craig Foster, Ronald Patrick Huemoeller
-
Patent number: 8362597Abstract: A shielded package includes a shield assembly having a shield fence, a shield lid, and a shield lid adhesive electrically coupling the shield lid to the shield fence. The shield fence includes a porous sidewall through which molding compound passes during molding of the shielded package. Further, the shield fence includes a central aperture through which an electronic component is die attached and wire bonded.Type: GrantFiled: October 23, 2009Date of Patent: January 29, 2013Assignee: Amkor Technology, Inc.Inventor: Donald Craig Foster
-
Patent number: 7629674Abstract: A shielded package includes a shield assembly having a shield fence, a shield lid, and a shield lid adhesive electrically coupling the shield lid to the shield fence. The shield fence includes a porous sidewall through which molding compound passes during molding of the shielded package. Further, the shield fence includes a central aperture through which an electronic component is die attached and wire bonded.Type: GrantFiled: November 17, 2004Date of Patent: December 8, 2009Assignee: Amkor Technology, Inc.Inventor: Donald Craig Foster
-
Patent number: 7245007Abstract: An interposer for use in an external lead or land pattern semiconductor package. The interposer includes an interposer body which is molded from a dielectric material. The interposer body defines opposed top and bottom surfaces, an outer peripheral edge, and an inner peripheral edge. Embedded within the interposer body is a die pad which itself defines opposed top and bottom surfaces and a peripheral edge. The bottom surface of the die pad is exposed in and substantially flush with the bottom surface of the interposer body, with the inner peripheral edge of the interposer body and the top surface of the die pad collectively defining a cavity of the interposer. A plurality of electrically conductive interposer leads are embedded within the top surface of the interposer body and at least partially exposed therein. The interposer body forms a nonconductive barrier between each of the interposer leads and between the interposer leads and the die pad.Type: GrantFiled: September 18, 2003Date of Patent: July 17, 2007Assignee: Amkor Technology, Inc.Inventor: Donald Craig Foster
-
Patent number: 7176062Abstract: A lead-frame method and assembly for interconnecting circuits within a circuit module allows a circuit module to be fabricated without a circuit board substrate. Integrated circuit dies are attached to a metal lead-frame assembly and the die interconnects are wire-bonded to interconnect points on the lead-frame assembly. An extension of the lead-frame assembly out of the circuit interconnect plane provides external electrical contacts for connection of the circuit module to a socket.Type: GrantFiled: January 13, 2005Date of Patent: February 13, 2007Assignee: Amkor Technology, Inc.Inventors: Jeffrey Alan Miks, Kenneth Kaskoun, Markus Liebhard, Donald Craig Foster, Paul Robert Hoffman, Frederic Bertholio
-
Patent number: 7102216Abstract: A leadframe, a semiconductor package, and methods of making the same are disclosed. A leadframe includes leads having an inner end segment. A first subset of the leads include a recess in a first surface of the inner end segment. A second subset of the leads include a recess in an opposite second surface of the inner end segment. The first subset leads are in an alternating lateral pattern with the second subset leads such that the recess of adjacent inner end segments are oriented in opposite directions. The recesses separate adjacent inner end segments in a vertical direction, thereby eliminating or reducing a need for horizontal spacing between adjacent inner end segments. In a semiconductor package, a semiconductor chip is electrically connected by a bond wire to the inner end segment of the leads. The bond wire is bonded within the recess of alternating leads.Type: GrantFiled: August 17, 2001Date of Patent: September 5, 2006Assignee: Amkor Technology, Inc.Inventor: Donald Craig Foster
-
Patent number: 6900527Abstract: A lead-frame method and assembly for interconnecting circuits within a circuit module allows a circuit module to be fabricated without a circuit board substrate. Integrated circuit dies are attached to a metal lead-frame assembly and the die interconnects are wire-bonded to interconnect points on the lead-frame assembly. An extension of the lead-frame assembly out of the circuit interconnect plane provides external electrical contacts for connection of the circuit module to a socket.Type: GrantFiled: September 19, 2001Date of Patent: May 31, 2005Assignee: Amkor Technology, Inc.Inventors: Jeffrey Alan Miks, Kenneth Kaskoun, Markus Liebhard, Donald Craig Foster, Paul Robert Hoffman, Frederic Bertholio
-
Patent number: 6791166Abstract: A die package is formed, which allows additional electrical connections to the die by using internal leads or traces from a lead frame. The internal leads are exposed through an upper or lower surface of the package, thereby allowing an additional die package to be stacked and electrically connected to the underlying die or additional inputs/outputs to underlying external circuitry, such as a printed circuit board.Type: GrantFiled: April 9, 2001Date of Patent: September 14, 2004Assignee: Amkor Technology, Inc.Inventor: Donald Craig Foster
-
Publication number: 20040053447Abstract: Methods of making a leadframe and a semiconductor package made using the leadframe are disclosed. One embodiment of such a method includes providing a metal sheet and patterning the metal sheet to form a plurality of leads. An inner end portion of each lead is joined into a block with the inner end portion of one or more adjacent leads. Subsequently, the end block is cut with a laser to singulate the inner end portion of each of the leads from the end block. This method can further comprise reducing a thickness of the end block relative to an initial thickness of the metal sheet, prior to the laser cutting step, to make the laser cutting easier.Type: ApplicationFiled: June 29, 2001Publication date: March 18, 2004Inventors: Donald Craig Foster, Kelly Robbins McKendrick
-
Patent number: 6686651Abstract: A leadframe and a package including the leadframe are disclosed. At least one lead includes a nonconductive layer on the inner end segment of the lead set back from its inner end. An electrically conductive layer is on a surface of the nonconductive layer. The nonconductive layer electrically isolates the electrically conductive layer from the lead upon which the nonconductive layer is positioned. The lead itself and the electrically conductive layer thereon are separately available for electrical connection to a semiconductor chip. The electrically conductive layer in turn may be electrically coupled to a second lead, with the electrically conductive layer serving as a bridge for an electrical connection between the chip and the second lead.Type: GrantFiled: November 27, 2001Date of Patent: February 3, 2004Assignee: Amkor Technology, Inc.Inventor: Donald Craig Foster
-
Patent number: 6627977Abstract: A semiconductor package includes a chip mounting pad having a peripheral edge. The package further includes a semiconductor chip attached to the chip mounting pad. The package further includes a plurality of leads which each have an inner end disposed adjacent the peripheral edge in spaced relation thereto and an opposing distal end. The package includes at least one isolated ring structure electrically connected to the semiconductor chip and at least one of the leads. The ring structure includes a main body portion disposed along the peripheral edge between the peripheral edge and the inner ends of the leads in spaced relation thereto, and at least one stub portion extending angularly from the main body portion along one of the leads in spaced relation thereto.Type: GrantFiled: May 9, 2002Date of Patent: September 30, 2003Assignee: Amkor Technology, Inc.Inventor: Donald Craig Foster
-
Patent number: 6429513Abstract: Semiconductor packages and other electronic assemblies having an active heat sink are disclosed, along with methods of making the same. The active heat sink includes a cavity partially filled with a heat activated liquid. Heat generated during operation of a chip boils the heat activated liquid. The vapor condenses on an inner surface of the active heat sink and transfers heat to an outer, possibly finned, surface exposed to ambient to dissipate heat. In some embodiments, the active heat sink may be a closed vessel mounted on the chip. In some embodiments, the vessel of the active heat sink is formed from a die pad of a leadframe substrate. The die pad includes a recess that forms the active heat sink cavity when bonded to the back surface of the chip. The heat activated liquid directly contacts the back surface of the chip in these embodiments.Type: GrantFiled: May 25, 2001Date of Patent: August 6, 2002Assignee: Amkor Technology, Inc.Inventors: Charles A. Shermer, IV, Thomas P. Glenn, Steven Webster, Donald Craig Foster