Patents by Inventor Donald K. Newell

Donald K. Newell has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 9626586
    Abstract: Methods and systems of recognizing images may include an apparatus having a hardware module with logic to, for a plurality of vectors in an image, determine a first intermediate computation based on even pixels of an image vector, and determine a second intermediate computation based on odd pixels of an image vector. The logic can also combine the first and second intermediate computations into a Hessian matrix computation.
    Type: Grant
    Filed: June 30, 2014
    Date of Patent: April 18, 2017
    Assignee: Intel Corporation
    Inventors: Yong Zhang, Ravishankar Iyer, Rameshkumar G. Illikkal, Donald K. Newell, Jianping Zhou
  • Publication number: 20140314323
    Abstract: Methods and systems of recognizing images may include an apparatus having a hardware module with logic to, for a plurality of vectors in an image, determine a first intermediate computation based on even pixels of an image vector, and determine a second intermediate computation based on odd pixels of an image vector. The logic can also combine the first and second intermediate computations into a Hessian matrix computation.
    Type: Application
    Filed: June 30, 2014
    Publication date: October 23, 2014
    Inventors: Yong Zhang, Ravishankar Iyer, Rameshkumar G. Illikkal, Donald K. Newell, Jianping Zhou
  • Patent number: 8781234
    Abstract: Methods and systems of recognizing images may include an apparatus having a hardware module with logic to, for a plurality of vectors in an image, determine a first intermediate computation based on even pixels of an image vector, and determine a second intermediate computation based on odd pixels of an image vector. The logic can also combine the first and second intermediate computations into a Hessian matrix computation.
    Type: Grant
    Filed: October 1, 2010
    Date of Patent: July 15, 2014
    Assignee: Intel Corporation
    Inventors: Yong Zhang, Ravishankar Iyer, Rameshkumar G. Illikkal, Donald K. Newell, Jianping Zhou
  • Patent number: 8661460
    Abstract: A system for controlling use of broadcast content is described. In accordance with a particular implementation, the system includes a receiver in communication with a source of broadcast content. The receiver also includes, or is coupled to, a playback device. The receiver is configured to control the use of received broadcast content through the playback device in accordance with control information embedded in the broadcast content.
    Type: Grant
    Filed: September 11, 2012
    Date of Patent: February 25, 2014
    Assignee: Intel Corporation
    Inventors: Donald K. Newell, David W. Doerner, Rajiv Choudhary
  • Patent number: 8621149
    Abstract: In one embodiment, a cache memory includes entries each to store a ring level identifier, which may indicate a privilege level of information stored in the entry. This identifier may be used in performing read accesses to the cache memory. As an example, a logic coupled to the cache memory may filter an access to one or more ways of a selected set of the cache memory based at least in part on a current privilege level of a processor and the ring level identifier of the one or more ways. Other embodiments are described and claimed.
    Type: Grant
    Filed: December 23, 2009
    Date of Patent: December 31, 2013
    Assignee: Intel Corporation
    Inventors: Zhen Fang, Li Zhao, Ravishankar Iyer, Tong Li, Donald K. Newell
  • Patent number: 8458711
    Abstract: A method, computer readable medium, and system are disclosed. In one embodiment, the method comprises setting a quality of service (QoS) priority level value for one or more computer system platform resources, other than a central processor core, relating to a task running on the computer system, and determining whether the one or more computer system platform resources will be allocated to the task based on the QoS priority level setting.
    Type: Grant
    Filed: September 25, 2006
    Date of Patent: June 4, 2013
    Assignee: Intel Corporation
    Inventors: Ramesh G. Illikkal, Ravishankar R. Iyer, Leena K. Puthiyedath, Donald K. Newell, Li Zhao, Srihari Makineni
  • Patent number: 8392657
    Abstract: An apparatus, method, and system are disclosed. In one embodiment the apparatus includes a cache memory, which a number of sets. Each of the sets in the cache memory have several cache lines. The apparatus also includes at least one process resource table. The process resource table maintains a cache line occupancy count of a number of cache lines. Specifically, the cache line occupancy count for each cache line describes the number of cache lines in the cache storing information utilized by a process running on a computer system. Additionally, the process resource table stores the occupancy count of less cache lines than the total number of cache lines in the cache memory.
    Type: Grant
    Filed: October 9, 2009
    Date of Patent: March 5, 2013
    Assignee: Intel Corporation
    Inventors: Li Zhao, Ravishankar Iyer, Rameshkumar G. Illikkal, Erik G. Hallnor, Martin G. Dixon, Donald K. Newell
  • Publication number: 20130007783
    Abstract: A system for controlling use of broadcast content is described. In accordance with a particular implementation, the system includes a receiver in communication with a source of broadcast content. The receiver also includes, or is coupled to, a playback device. The receiver is configured to control the use of received broadcast content through the playback device in accordance with control information embedded in the broadcast content.
    Type: Application
    Filed: September 11, 2012
    Publication date: January 3, 2013
    Applicant: INTEL CORPORATION
    Inventors: Donald K. Newell, David W. Doerner, Rajiv Choudhary
  • Patent number: 8291444
    Abstract: A system for controlling use of broadcast content is described. In accordance with a particular implementation, the system includes a receiver in communication with a source of broadcast content. The receiver also includes, or is coupled to, a playback device. The receiver is configured to control the use of received broadcast content through the playback device in accordance with control information embedded in the broadcast content.
    Type: Grant
    Filed: December 30, 1999
    Date of Patent: October 16, 2012
    Assignee: Intel Corporation
    Inventors: Donald K. Newell, David W. Doerner, Rajiv Choudhary
  • Publication number: 20120082387
    Abstract: Methods and systems of recognizing images may include an apparatus having a hardware module with logic to, for a plurality of vectors in an image, determine a first intermediate computation based on even pixels of an image vector, and determine a second intermediate computation based on odd pixels of an image vector. The logic can also combine the first and second intermediate computations into a Hessian matrix computation.
    Type: Application
    Filed: October 1, 2010
    Publication date: April 5, 2012
    Inventors: Yong Zhang, Ravishankar Iyer, Rameshkumar G. Illikkal, Donald K. Newell, Jianping Zhou
  • Publication number: 20110153926
    Abstract: In one embodiment, a cache memory includes entries each to store a ring level identifier, which may indicate a privilege level of information stored in the entry. This identifier may be used in performing read accesses to the cache memory. As an example, a logic coupled to the cache memory may filter an access to one or more ways of a selected set of the cache memory based at least in part on a current privilege level of a processor and the ring level identifier of the one or more ways. Other embodiments are described and claimed.
    Type: Application
    Filed: December 23, 2009
    Publication date: June 23, 2011
    Inventors: Zhen Fang, Li Zhao, Ravishankar Iyer, Tong Li, Donald K. Newell
  • Publication number: 20110113200
    Abstract: Embodiments of an apparatus for controlling cache occupancy rates are presented. In one embodiment, an apparatus comprises a controller and monitor logic. The monitor logic determines a monitored occupancy rate associated with a first program class. The first controller regulates a first allocation probability corresponding to the first program class, based at least on the difference between a requested occupancy rate and the first monitored occupancy rate.
    Type: Application
    Filed: November 10, 2009
    Publication date: May 12, 2011
    Inventors: Jaideep Moses, Rameshkumar G. Illikkal, Donald K. Newell, Ravishankar Iyer, Kostantinos Alsopos, Li Zhao
  • Publication number: 20110087843
    Abstract: An apparatus, method, and system are disclosed. In one embodiment the apparatus includes a cache memory, which a number of sets. Each of the sets in the cache memory have several cache lines. The apparatus also includes at least one process resource table. The process resource table maintains a cache line occupancy count of a number of cache lines. Specifically, the cache line occupancy count for each cache line describes the number of cache lines in the cache storing information utilized by a process running on a computer system. Additionally, the process resource table stores the occupancy count of less cache lines than the total number of cache lines in the cache memory.
    Type: Application
    Filed: October 9, 2009
    Publication date: April 14, 2011
    Inventors: Li Zhao, Ravishankar Iyer, Rameshkumar G. Illikkal, Erik G. Hallnor, Martin G. Dixon, Donald K. Newell
  • Patent number: 7490191
    Abstract: Embodiments of apparatuses, methods, and systems for sharing information between guests in a virtual machine environment are disclosed. In one embodiment, an apparatus includes virtual machine control logic, an execution unit, and a memory management unit. The virtual machine control logic is to transfer control of the apparatus among a host and its guests. The execution unit is to execute an instruction to copy information from a virtual memory address in one guest's virtual address space to a virtual memory address in another guest's virtual address space. The memory management unit is to translate the virtual memory addresses to physical memory addresses.
    Type: Grant
    Filed: September 22, 2006
    Date of Patent: February 10, 2009
    Assignee: Intel Corporation
    Inventors: Rameshkumar G. Illikkal, Donald K. Newell, Ravishankar Iyer, Srihari Makineni
  • Publication number: 20080244221
    Abstract: Embodiments of apparatuses, methods, and systems for exposing system topology to an execution environment are disclosed. In one embodiment, an apparatus includes execution cores and resources on a single integrated circuit, and topology logic. The topology logic is to populate a data structure with information regarding a relationship between the execution cores and the resources.
    Type: Application
    Filed: March 30, 2007
    Publication date: October 2, 2008
    Inventors: Donald K. Newell, Jaideep Moses, Ravishankar Iyer, Rameshkumar G. Illikkal, Srihari Makineni
  • Publication number: 20080075101
    Abstract: A method, computer readable medium, and system are disclosed. In one embodiment, the method comprises setting a quality of service (QoS) priority level value for one or more computer system platform resources, other than a central processor core, relating to a task running on the computer system, and determining whether the one or more computer system platform resources will be allocated to the task based on the QoS priority level setting.
    Type: Application
    Filed: September 25, 2006
    Publication date: March 27, 2008
    Inventors: Ramesh G. Illikkal, Ravishankar R. Iyer, Leena K. Puthiyedath, Donald K. Newell, Li Zhao, Srihari Makineni
  • Publication number: 20080077765
    Abstract: Embodiments of apparatuses, methods, and systems for sharing information between guests in a virtual machine environment are disclosed. In one embodiment, an apparatus includes virtual machine control logic, an execution unit, and a memory management unit. The virtual machine control logic is to transfer control of the apparatus among a host and its guests. The execution unit is to execute an instruction to copy information from a virtual memory address in one guest's virtual address space to a virtual memory address in another guest's virtual address space. The memory management unit is to translate the virtual memory addresses to physical memory addresses.
    Type: Application
    Filed: September 22, 2006
    Publication date: March 27, 2008
    Inventors: Rameshkumar G. Illikkal, Donald K. Newell, Ravishankar Iyer, Srihari Makineni
  • Patent number: 6205140
    Abstract: A method for communicating between a sender and a receiver a set of dependencies among a set of media streams in a data network. The method comprises the step of creating a payload data packet having a header and a set of stream descriptors, where the header has a required stream field. Each stream descriptor is uniquely associated with a media stream belonging to the set of media streams and has a connection field to provide a network address for its associated media stream. Each stream descriptor that is associated with a media stream having a dependency also has a dependency field. The method also comprises the steps of creating a control data packet having the payload data packet as a payload; setting the required stream field to a value indicative of a required set of media streams, the required set of media streams being a subset of the set of media streams; and setting the dependency fields to indicate the set of relationships.
    Type: Grant
    Filed: December 1, 1997
    Date of Patent: March 20, 2001
    Assignee: Intel Corporation
    Inventors: David M. Putzolu, Donald K. Newell