Abstract: A system for recovering most recent writer status when a mispredicted branch occurs in a processor that executes instructions out of order. A queue holds instructions stored in the order they are fetched from memory. Each slot in the queue stores a target register that will receive the results of the instruction, and a most recent writer status bit indicating whether the slot is the last instruction to write to the target register. When inserting a new instruction, each slot compares the target register of the new instruction to its target register, and when a match occurs, the slot resets its most recent writer status, and stores the new instruction slot number as a target taker. When a mispredicted branch occurs, the slot compares the mispredicted branch slot to the target taker slot, and when the target taker slot is greater, the slot regains the most recent writer status.

Abstract: An operand dependency tracking system tracks move-to-space (MTSP) operand dependencies among instructions in a processor that executes instructions out of order. Instructions are forwarded from an instruction fetch mechanism to a reordering mechanism, where the instructions are permitted to execute out of order. After execution of an instruction by an execution unit, instructions are retired by a retire mechanism, which transforms the results of instruction execution to the architecture state. While instructions are executed in the reordering mechanism, the operand dependency tracking system detects an MTSP instruction and a load instruction. The MTSP instruction is destined to modify data in a space register that stores virtual address information. The load instruction is controlled to commence execution after the MTSP instruction commences execution. While executing the load instruction, the tracking system determines whether the load instruction is destined to use the data in the space register.

Abstract: A system for storing addresses of instructions being executed in a processor by storing an address of a first instruction in a line of cache or memory in an instruction address queue. With each instruction fetched from the line, the system stores an index into the instruction address queue for the entry that contains the address of the first instruction in the line. For each instruction fetched from the line, the system also stores an offset value indicating the relative position of the instruction within the line. To determine the address of an instruction, the processor uses the index to retrieve the address of the first instruction of the line from the instruction address queue, and then appends the offset value to the end of the value retrieved from the instruction address queue to form the actual memory address of the instruction.