Patents by Inventor Dong-Chul Choi

Dong-Chul Choi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20230399747
    Abstract: Disclosed is a pedestal heater block for a chemical vapor deposition machine, in which a structure intended for causing a vacuum to be applied is installed on a surface so that a wafer can be fixed by vacuum absorption, and which comprises: gas supply holes distributed to supply gas for temperature uniformity onto a back side of the wafer; and a hot wire configured to apply heat to the wafer, wherein the hot wire is installed to have higher installation density in a central part of the heater block which is a position corresponding to a central part of the wafer than that in a neighborhood part which is an outer side of the heater block.
    Type: Application
    Filed: October 7, 2021
    Publication date: December 14, 2023
    Applicant: MECARO CO., LTD.
    Inventors: Jun Ho LEE, Dong Chul CHOI, Se Hyeok AHN, Myung Kee HONG, Jin Man PARK
  • Patent number: 10943524
    Abstract: A device for generating restoration data by descrambling scramble data includes a linear feedback shift register configured to receive a first clock including a plurality of edges and sequentially generate a plurality of seeds including first to N?1th seeds (where N is a natural number of 2 or greater) respectively corresponding to first to N?1th edges among the plurality of edges, a seed calculator configured to calculate an Nth seed corresponding to an Nth edge among the plurality of edges by using the first seed, and a descrambler configured to descramble the scramble data by using the plurality of seeds generated by the linear feedback shift register and the Nth seed calculated by the seed calculator. The linear feedback shift register is further configured to generate an N+1th seed by using the Nth seed.
    Type: Grant
    Filed: May 31, 2019
    Date of Patent: March 9, 2021
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Dong-Chul Choi, Sung-Ho Kang, June-Hee Lee, Han-Kyul Lim, Byung-Wook Cho
  • Publication number: 20190371227
    Abstract: A device for generating restoration data by descrambling scramble data includes a linear feedback shift register configured to receive a first clock including a plurality of edges and sequentially generate a plurality of seeds including first to N?1th seeds (where N is a natural number of 2 or greater) respectively corresponding to first to N?1th edges among the plurality of edges, a seed calculator configured to calculate an Nth seed corresponding to an Nth edge among the plurality of edges by using the first seed, and a descrambler configured to descramble the scramble data by using the plurality of seeds generated by the linear feedback shift register and the Nth seed calculated by the seed calculator. The linear feedback shift register is further configured to generate an N+1th seed by using the Nth seed.
    Type: Application
    Filed: May 31, 2019
    Publication date: December 5, 2019
    Inventors: DONG-CHUL CHOI, Sung-Ho Kang, June-Hee Lee, Han_kYul Lim, Byung-Wook Cho
  • Patent number: 9720438
    Abstract: A clock switch device includes a controller and a switching circuit. The controller sets a clock switch period using a control signal when a logic level of a mode signal is changed. The switching circuit receives a first clock signal, a second clock signal and an auxiliary clock signal. The switching circuit, based on the control signal, outputs one clock signal between the first clock signal and the second clock signal as a glitch free clock signal before the clock switch period, stops outputting the one clock signal and outputs the auxiliary clock signal as the glitch free clock signal during the clock switch period, and stops outputting the auxiliary clock signal and outputs another clock signal between the first clock signal and the second clock signal as the glitch free clock signal after the clock switch period.
    Type: Grant
    Filed: March 2, 2015
    Date of Patent: August 1, 2017
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: June-Hee Lee, Bong-Kyu Kim, Dong-Chul Choi, Gun-Il Kang
  • Publication number: 20160041578
    Abstract: A clock switch device includes a controller and a switching circuit. The controller sets a clock switch period using a control signal when a logic level of a mode signal is changed. The switching circuit receives a first clock signal, a second clock signal and an auxiliary clock signal. The switching circuit, based on the control signal, outputs one clock signal between the first clock signal and the second clock signal as a glitch free clock signal before the clock switch period, stops outputting the one clock signal and outputs the auxiliary clock signal as the glitch free clock signal during the clock switch period, and stops outputting the auxiliary clock signal and outputs another clock signal between the first clock signal and the second clock signal as the glitch free clock signal after the clock switch period.
    Type: Application
    Filed: March 2, 2015
    Publication date: February 11, 2016
    Applicant: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: June-Hee LEE, Bong-Kyu KIM, Dong-Chul CHOI, Gun-Il KANG
  • Patent number: 8217948
    Abstract: A display interface system includes a display transmitter and a display receiver. The display transmitter transmits a control pattern having image type information about a type of an image to be displayed and selectively transmits image data according to the type of the image to be displayed. The display receiver receives the control pattern and selectively receives the image data based upon the image type information, reducing power consumption.
    Type: Grant
    Filed: April 1, 2009
    Date of Patent: July 10, 2012
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Dong-Chul Choi, Nam-Hyun Kim, Han-Kyul Lim
  • Patent number: 8045667
    Abstract: A deserializer including a plurality of registers, a sync detector, and a lost bit storage unit. If there is a phase difference between an external input data packet and a recovery clock signal transmitted together with the data packet, the sync detector generates an activated sync detect signal. The lost bit storage unit detects a data bit of the data packet corresponding to an activation point of the sync detect signal. The deserializer recovers the data packet by combining the detected data bit with the data packet.
    Type: Grant
    Filed: February 20, 2008
    Date of Patent: October 25, 2011
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Han-Kyul Lim, Dong-Chul Choi
  • Publication number: 20090251479
    Abstract: A display interface system includes a display transmitter and a display receiver. The display transmitter transmits a control pattern having image type information about a type of an image to be displayed and selectively transmits image data according to the type of the image to be displayed. The display receiver receives the control pattern and selectively receives the image data based upon the image type information, reducing power consumption.
    Type: Application
    Filed: April 1, 2009
    Publication date: October 8, 2009
    Inventors: Dong-Chul Choi, Nam-Hyun Kim, Han-Kyul Lim
  • Publication number: 20090072810
    Abstract: A voltage-drop measuring circuit is capable of measuring a voltage-drop of a power supply voltage caused by a resistance component of a power line. The voltage-drop measuring circuit includes a sensing circuit and a voltage-drop detecting circuit. The sensing circuit includes a sensor configured to generate a sensing voltage received by the sensor from a power pad through a power line between the sensor and the power pad. The voltage-drop detecting circuit is arranged in a neighborhood of a power pad, and is configured to generate a reference voltage, compare the sensing voltage with the reference voltage to detect the voltage-drop, and generate a detecting signal in accordance with the voltage-drop.
    Type: Application
    Filed: September 11, 2008
    Publication date: March 19, 2009
    Inventors: Cheon-Oh Lee, Nam-Hyun Kim, Dong-Chul Choi
  • Publication number: 20080187084
    Abstract: A deserializer including a plurality of registers, a sync detector, and a lost bit storage unit. If there is a phase difference between an external input data packet and a recovery clock signal transmitted together with the data packet, the sync detector generates an activated sync detect signal. The lost bit storage unit detects a data bit of the data packet corresponding to an activation point of the sync detect signal. The deserializer recovers the data packet by combining the detected data bit with the data packet.
    Type: Application
    Filed: February 20, 2008
    Publication date: August 7, 2008
    Inventors: HAN-KYUL LIM, Dong-Chul Choi