Patents by Inventor Dong Il MOON
Dong Il MOON has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11949881Abstract: The present invention discloses an encoding apparatus using a Discrete Cosine Transform (DCT) scanning, which includes a mode selection means for selecting an optimal mode for intra prediction; an intra prediction means for performing intra prediction onto video inputted based on the mode selected in the mode selection means; a DCT and quantization means for performing DCT and quantization onto residual coefficients of a block outputted from the intra prediction means; and an entropy encoding means for performing entropy encoding onto DCT coefficients acquired from the DCT and quantization by using a scanning mode decided based on pixel similarity of the residual coefficients.Type: GrantFiled: April 1, 2021Date of Patent: April 2, 2024Assignees: Electronics and Telecommunications Research Institute, Kwangwoon University Research Institute for Industry Cooperation, Industry-Academia Cooperation Group of Sejong UniversityInventors: Se-Yoon Jeong, Hae-Chul Choi, Jeong-Il Seo, Seung-Kwon Beack, In-Seon Jang, Jae-Gon Kim, Kyung-Ae Moon, Dae-Young Jang, Jin-Woo Hong, Jin-Woong Kim, Yung-Lyul Lee, Dong-Gyu Sim, Seoung-Jun Oh, Chang-Beom Ahn, Dae-Yeon Kim, Dong-Kyun Kim
-
Patent number: 11948709Abstract: An all-printed physically unclonable function based on a single-walled carbon nanotube network. The network may be a mixture of semiconducting and metallic nanotubes randomly tangled with each other through the printing process. The unique distribution of carbon nanotubes in a network can be used for authentication, and this feature can be a secret key for a high level hardware security. The carbon nanotube network does not require any advanced purification process, alignment of nanotubes, high-resolution lithography and patterning. Rather, the intrinsic randomness of carbon nanotubes is leveraged to provide the unclonable aspect.Type: GrantFiled: February 8, 2022Date of Patent: April 2, 2024Assignee: Universities Space Research AssociationInventors: Jin-Woo Han, Meyya Meyyappan, Dong-Il Moon
-
Publication number: 20240071544Abstract: To reduce spikes in the current used by a NAND memory die, different ramp rates are used for the pass voltage applied to unselected word lines during a program operation depending on whether data is stored in a multi-level cell (MLC) format or in a single level cell (SLC) format. These ramp rates can be determined through device characterization and stored as parameter values on the memory die. Different ramp rate interval values can also be used for the pass voltage applied to unselected word lines during a program operation depending on whether data is stored in an MLC format or in an SLC format.Type: ApplicationFiled: August 29, 2022Publication date: February 29, 2024Applicant: SanDisk Technologies LLCInventors: Abu Naser Zainuddin, Jiahui Yuan, Dong-il Moon
-
Patent number: 11894051Abstract: A memory apparatus and method of operation are provided. The apparatus includes memory cells each connected to one of a plurality of word lines. The memory cells are disposed in strings and configured to retain a threshold voltage corresponding to one of a plurality of data states. A control means is coupled to the plurality of word lines and the strings and is configured to apply a read voltage to a selected ones of the plurality of word lines during a read operation and ramp down to a discharge voltage at an end of the read operation and apply a ready voltage to the selected ones of the plurality of word lines during a ready period of time following the read operation. The control means is also configured to adjust at least one of the discharge voltage and the ready voltage based on a temperature of the memory apparatus.Type: GrantFiled: May 24, 2022Date of Patent: February 6, 2024Assignee: SANDISK TECHNOLOGIES LLCInventors: Dong-Il Moon, Abhijith Prakash, Wei Zhao, Henry Chin
-
Patent number: 11894080Abstract: An apparatus disclosed herein comprises: a plurality of memory cells and a control circuit coupled to the plurality of memory cells. The control circuit is configured to: acquire a first set of read levels on a wordline of a first block of pages of memory cells; acquire a second set of read levels on a first wordline of a second block of pages of a second set of memory cells in response to determining that the fail bit count of the page after a read operation is above the threshold amount; and acquire a third set of read levels on a second wordline of the second block in response to determining that the fail bit count of the page after the second read operation is above the threshold amount.Type: GrantFiled: April 29, 2022Date of Patent: February 6, 2024Assignee: SANDISK TECHNOLOGIES LLCInventors: Erika Penzo, Henry Chin, Jie Liu, Dong-Il Moon
-
Publication number: 20230410901Abstract: A memory apparatus and method of operation are provided. The apparatus includes memory cells each connected to one of a plurality of word lines. The memory cells are disposed in strings and configured to retain a threshold voltage corresponding to one of a plurality of data states. A control means is coupled to the plurality of word lines and the strings and is configured to apply a read voltage to a selected ones of the plurality of word lines during a read operation and ramp down to a discharge voltage at an end of the read operation and apply a ready voltage to the selected ones of the plurality of word lines during a ready period of time following the read operation. The control means is also configured to adjust at least one of the discharge voltage and the ready voltage based on a temperature of the memory apparatus.Type: ApplicationFiled: May 24, 2022Publication date: December 21, 2023Applicant: SanDisk Technologies LLCInventors: Dong-Il Moon, Abhijith Prakash, Wei Zhao, Henry Chin
-
Publication number: 20230352108Abstract: An apparatus disclosed herein comprises: a plurality of memory cells and a control circuit coupled to the plurality of memory cells. The control circuit is configured to: acquire a first set of read levels on a wordline of a first block of pages of memory cells; acquire a second set of read levels on a first wordline of a second block of pages of a second set of memory cells in response to determining that the fail bit count of the page after a read operation is above the threshold amount; and acquire a third set of read levels on a second wordline of the second block in response to determining that the fail bit count of the page after the second read operation is above the threshold amount.Type: ApplicationFiled: April 29, 2022Publication date: November 2, 2023Applicant: SanDisk Technologies LLCInventors: Erika Penzo, Henry Chin, Jie Liu, Dong-Il Moon
-
Patent number: 11621311Abstract: A display device may include a display panel, a first circuit board, a second circuit board, and a power supply. The display panel may include a pixel and a first pad electrically connected to the pixel. The second circuit board may be electrically connected through the first circuit board to the first pad and may include a second pad, a first power connection line, and a first feedback line. The power supply may be electrically connected through the first power connection line to the second pad, may be electrically connected through the first feedback line to the second pad, may supply a first power through the second pad to the display panel, and may receive a feedback voltage of the second pad through the first feedback line.Type: GrantFiled: June 9, 2020Date of Patent: April 4, 2023Assignee: Samsung Display Co., Ltd.Inventor: Dong Il Moon
-
Patent number: 11244775Abstract: An all-printed physically unclonable function based on a single-walled carbon nanotube network. The network may be a mixture of semiconducting and metallic nanotubes randomly tangled with each other through the printing process. The unique distribution of carbon nanotubes in a network can be used for authentication, and this feature can be a secret key for a high level hardware security. The carbon nanotube network does not require any advanced purification process, alignment of nanotubes, high-resolution lithography and patterning. Rather, the intrinsic randomness of carbon nanotubes is leveraged to provide the unclonable aspect.Type: GrantFiled: December 11, 2019Date of Patent: February 8, 2022Assignee: UNIVERSITIES SPACE RESEARCH ASSOCIATIONInventors: Jin-Woo Han, Meyya Meyyappan, Dong-Il Moon
-
Patent number: 11101288Abstract: A three-dimensional memory device includes an alternating stack of insulating layers and electrically conductive layers located over a substrate, memory openings vertically extending through the alternating stack, and memory stack structures extending through the alternating stack. Each of the memory stack structures contains a memory film and a vertical semiconductor channel. At least one of the electrically conductive layers contains a first conductive material portion having a respective inner sidewall that contacts a respective one of the memory films at a vertical interface, and a second conductive material portion that has a different composition from the first conductive material portion, and contacting the first electrically conductive material portion. The first conductive material portion has a lower work function than the second conductive material portion.Type: GrantFiled: December 11, 2019Date of Patent: August 24, 2021Assignee: SANDISK TECHNOLOGIES LLCInventors: Yanli Zhang, Dong-il Moon, Raghuveer S. Makala, Peng Zhang, Wei Zhao, Ashish Baraskar
-
Patent number: 11063063Abstract: A three-dimensional memory device includes an alternating stack of insulating layers and electrically conductive layers located over a substrate, memory openings vertically extending through the alternating stack, and memory stack structures extending through the alternating stack. Each of the memory stack structures contains a memory film and a vertical semiconductor channel. At least one of the electrically conductive layers contains a first conductive material portion having a respective inner sidewall that contacts a respective one of the memory films at a vertical interface, and a second conductive material portion that has a different composition from the first conductive material portion, and contacting the first electrically conductive material portion. The first conductive material portion has a lower work function than the second conductive material portion.Type: GrantFiled: December 11, 2019Date of Patent: July 13, 2021Assignee: SANDISK TECHNOLOGIES LLCInventors: Yanli Zhang, Dong-il Moon, Raghuveer S. Makala, Peng Zhang, Wei Zhao, Ashish Baraskar
-
Publication number: 20210183883Abstract: A three-dimensional memory device includes an alternating stack of insulating layers and electrically conductive layers located over a substrate, memory openings vertically extending through the alternating stack, and memory stack structures extending through the alternating stack. Each of the memory stack structures contains a memory film and a vertical semiconductor channel. At least one of the electrically conductive layers contains a first conductive material portion having a respective inner sidewall that contacts a respective one of the memory films at a vertical interface, and a second conductive material portion that has a different composition from the first conductive material portion, and contacting the first electrically conductive material portion. The first conductive material portion has a lower work function than the second conductive material portion.Type: ApplicationFiled: December 11, 2019Publication date: June 17, 2021Inventors: Yanli ZHANG, Dong-il MOON, Raghuveer S. MAKALA, Peng ZHANG, Wei ZHAO, Ashish BARASKAR
-
Publication number: 20210183882Abstract: A three-dimensional memory device includes an alternating stack of insulating layers and electrically conductive layers located over a substrate, memory openings vertically extending through the alternating stack, and memory stack structures extending through the alternating stack. Each of the memory stack structures contains a memory film and a vertical semiconductor channel. At least one of the electrically conductive layers contains a first conductive material portion having a respective inner sidewall that contacts a respective one of the memory films at a vertical interface, and a second conductive material portion that has a different composition from the first conductive material portion, and contacting the first electrically conductive material portion. The first conductive material portion has a lower work function than the second conductive material portion.Type: ApplicationFiled: December 11, 2019Publication date: June 17, 2021Inventors: Yanli ZHANG, Dong-il MOON, Raghuveer S. MAKALA, Peng ZHANG, Wei ZHAO, Ashish BARASKAR
-
Publication number: 20210175314Abstract: A display device may include a display panel, a first circuit board, a second circuit board, and a power supply. The display panel may include a pixel and a first pad electrically connected to the pixel. The second circuit board may be electrically connected through the first circuit board to the first pad and may include a second pad, a first power connection line, and a first feedback line. The power supply may be electrically connected through the first power connection line to the second pad, may be electrically connected through the first feedback line to the second pad, may supply a first power through the second pad to the display panel, and may receive a feedback voltage of the second pad through the first feedback line.Type: ApplicationFiled: June 9, 2020Publication date: June 10, 2021Inventor: Dong Il MOON