Patents by Inventor Dong-Soo Har
Dong-Soo Har has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8271820Abstract: A micro-processor includes a clock generator configured to generate a fetch clock, a decoding clock, an execution clock, and a write-back clock that are sequentially enabled; a volatile memory device configured to output pre-stored program data in response to the fetch clock; a command decoder configured to decode the program data in response to the decoding clock and generate a decoding command; an arithmetic device configured to perform an arithmetic operation according to the command of the decoding command in response to the execution clock; and a peripheral circuit device configured to be operated according to the command of the decoding command in response to the write-back clock.Type: GrantFiled: June 11, 2009Date of Patent: September 18, 2012Assignee: Gwangju Institute of Science and TechnologyInventors: Ie-Ryung Park, Dong-Soo Har, Yousaf Zafar
-
Patent number: 8223860Abstract: An OFDM system includes a frequency-time transformer configured to receive and transform input data to be transmitted to a time-domain sequence; a serial/parallel transformer configured to divide the time-domain sequence into plural sequences; a phase rotating module configured to perform phase rotation in respects to each of the divided time-domain sequences; and a minimum PAPR signal selector configured to select a sequence having a minimum peak-to-average power ratio (PAPR) among the sequences outputted from the phase rotating module.Type: GrantFiled: June 11, 2009Date of Patent: July 17, 2012Assignee: Gwangju Institute of Science and TechnologyInventors: Dong-Soo Har, Eon-Pyo Hong, Jong-Yeop Lee
-
Publication number: 20100274996Abstract: A micro-processor includes a clock generator configured to generate a fetch clock, a decoding clock, an execution clock, and a write-back clock that are sequentially enabled; a volatile memory device configured to output pre-stored program data in response to the fetch clock; a command decoder configured to decode the program data in response to the decoding clock and generate a decoding command; an arithmetic device configured to perform an arithmetic operation according to the command of the decoding command in response to the execution clock; and a peripheral circuit device configured to be operated according to the command of the decoding command in response to the write-back clock.Type: ApplicationFiled: June 11, 2009Publication date: October 28, 2010Applicant: Gwangju Institute of Science and TechnologyInventors: Ie-Ryung PARK, Dong-Soo Har, Yousaf Zafar
-
Publication number: 20100272197Abstract: An OFDM system includes a frequency-time transformer configured to receive and transform input data to be transmitted to a time-domain sequence; a serial/parallel transformer configured to divide the time-domain sequence into plural sequences; a phase rotating module configured to perform phase rotation in respects to each of the divided time-domain sequences; and a minimum PAPR signal selector configured to select a sequence having a minimum peak-to-average power ratio (PAPR) among the sequences outputted from the phase rotating module.Type: ApplicationFiled: June 11, 2009Publication date: October 28, 2010Applicant: Gwangju Institute of Science and TechnologyInventors: Dong-Soo HAR, Eon-Pyo HONG, Jong-Yeop LEE
-
Patent number: 7816956Abstract: A power-on reset circuit according to an embodiment of the present invention includes an input control unit configured to generate a default input signal in response to a power-on reset signal and a clock, a counting unit configured to perform a counting operation in response to the default input signal to generate a count offset signal, and a power-on reset unit configured to perform a counting operation in response to the count offset signal to generate the power-on reset signal.Type: GrantFiled: July 30, 2008Date of Patent: October 19, 2010Assignee: Gwangju Institute of Science and TechnologyInventors: Dong-Soo Har, Yousaf Zafar
-
Publication number: 20090256597Abstract: A power-on reset circuit according to an embodiment of the present invention includes an input control unit configured to generate a default input signal in response to a power-on reset signal and a clock, a counting unit configured to perform a counting operation in response to the default input signal to generate a count offset signal, and a power-on reset unit configured to perform a counting operation in response to the count offset signal to generate the power-on reset signal.Type: ApplicationFiled: July 30, 2008Publication date: October 15, 2009Applicant: Gwangju Institute of Science and TechnologyInventors: Dong-Soo HAR, Yousaf Zafar
-
Patent number: 7555050Abstract: Provided is an STBC transceiving system with LPA-based beamformer, including: an STBC encoder having branches, in number of D, to generate output signals in number of D for an input signal; a beamformer having output antennas in number of D*B, being comprised of beam-forming subarrays in number of D each having the output antennas in number of B to form a downlink beam from the D-numbered output signals of the STBC encoder; and an STBC decoder restoring an original signal by dividing a signal, which is received as one with signals transmitted through a mobile antenna from the D-numbered beam-forming subarrays, into signals in number of D in accordance with the subarrays in consideration of channel characteristics.Type: GrantFiled: April 3, 2006Date of Patent: June 30, 2009Assignee: Gwangju Institute of Science and TechnologyInventors: Dong-Soo Har, Sun-Hee Hwang
-
Patent number: 7519643Abstract: A Montgomery multiplier for providing security of information used in smart cards from hacking by a differential power analysis attack by minimizing power consumption difference by the input data. More particularly, the Montgomery multiplier applies an asynchronous dual rail lines method wherein two lines DATAFALSE and DATATRUE are used to represent one binary data such that in order to represent binary data ‘0’, a logical high signal is applied to the DATAFALSE line, and a logical low signal is applied to the DATATRUE line. Conversely, to represent binary data ‘1’, a logical low signal is applied to the DATAFALSE line, and a logical high signal is applied to the DATATRUE line. That is, when the data is represented by the asynchronous dual rail lines method, whatever the binary data value is, the same number of logical high states and logical low states are generated. As a result, whatever binary data is to be operated, the power consumption difference of the circuit is minimized.Type: GrantFiled: December 29, 2004Date of Patent: April 14, 2009Assignee: Gwangju Institute of Science and TechnologyInventors: Dong-Soo Har, Dong-Wook Lee
-
Patent number: 7512190Abstract: The present invention relates to a data transmission apparatus using an asynchronous dual-rail bus and a method therefor which can reduce power consumption for transferring data by limiting the number of dual-rail buses transferring data when a transmission side transfers an identical data.Type: GrantFiled: September 9, 2004Date of Patent: March 31, 2009Assignee: Gwangju Institute of Science and Technology, Department of Information and Communications (GIST)Inventors: Byung-Soo Choi, Dong-Soo Har
-
Patent number: 7467358Abstract: The present invention disclosed herein is an asynchronous switch for an network on chip application making possible between IP (Intellectual Property) communication among various IPs in the network on chip.Type: GrantFiled: December 27, 2004Date of Patent: December 16, 2008Assignee: Gwangju Institute of Science and TechnologyInventors: Min-Chang Kang, Eun-Gu Jung, Dong-Soo Har
-
Patent number: 7313672Abstract: Disclosed is an IP module for an SOC which brings easiness in designing system architecture and integration. The IP module of the invention includes a controller for generating a control signal for IP module with reference to a handshake signal and sending a control signal which leads the IP module to process input data in response to handshake signal; and a data processor generating output data and a modified handshake signal after processing a handshake signal and input data under the control of the controller. The present invention makes it possible to design an IP module that is easily reusable and optimized in architecture, lightening effort and time for designing and verifying an SOC by means of the proposed IP module.Type: GrantFiled: February 1, 2005Date of Patent: December 25, 2007Assignee: Gwangju Institute of Science and TechnologyInventors: Fahad Ali Mujahid, Dong-Soo Har
-
Patent number: 7282946Abstract: The present invention relates to a delay-insensitive DI data transfer circuit based on a current-mode multiple-valued logic for transferring data regardless of a delay time of transmission according to a length of wire. The delay-insensitive data transfer circuit of the present invention, in a delay-insensitive data transfer circuit transferring an input request signal and a data signal from a data transmission unit to a data receiving unit, comprises: an encoder for outputting a signal which has been converted to current-level signals in response to voltage-level input of data signal and request signal from the data transmission unit; and a decoder for restoring the voltage-level signals from the current-level signals of the encoder, abstracting a data signal and a request signal from the restored voltage-level signals, and outputting the data signal and the request signal to the data receiving unit.Type: GrantFiled: December 29, 2004Date of Patent: October 16, 2007Assignee: Gwangju Institute of Science and TechnologyInventors: Dong-Soo Har, Myeong-Hoon Oh
-
Patent number: 7170431Abstract: Disclosed is a data transmitting circuit and a method based on a differential value data encoding to reduce a data transmitting time by transmitting an encoded differential value. The circuit comprises an encoder for encoding and outputting a differential value between a currently transmitted data value and a previously transmitted data value, wherein the encoder inverts a phase of one output signal among 2n(namely, N)-output signals in response to n-bit input value and outputs an encoded data value; and a decoder for decoding the output value of the encoder and restoring the original data value, wherein the decoder restores the original data value by adding an output value from the encoder and the previous original data value.Type: GrantFiled: October 14, 2004Date of Patent: January 30, 2007Assignee: Gwangju Institute of Science and Technology, Department of Information and Communications (GIST)Inventors: Eun-Gu Jung, Jeong-Gun Lee, Dong-Soo Har
-
Publication number: 20060259536Abstract: An integer transforming device for a moving-picture compression encoder, associated with the H.264 standard, comprising: a first adding/subtracting stage including pluralities of adders/subtracters to execute addition and subtraction for input data, generating data extended by a predetermined bit number; a second adding/subtracting stage including pluralities of adders/subtracters to execute addition and subtraction for a shifted result of output data of the first adding/subtracting stage, generating data extended by a predetermined bit number; a third adding/subtracting stage including pluralities of adders/subtracters to execute addition and subtraction for an operation result of the second adding/subtracting stage, generating data extended by a predetermined bit number; and a fourth adding/subtracting stage including pluralities of adders/subtracters to execute addition and subtraction for a shifted result of the third adding/subtracting stage, generating data extended by a predetermined bit number.Type: ApplicationFiled: April 3, 2006Publication date: November 16, 2006Inventors: Eon-Pyo Hong, Dong-Soo Har, Jeong-A Lee, Hyun-Sup Shin
-
Publication number: 20060256886Abstract: Provided is an STBC transceiving system with LPA-based beamformer, including: an STBC encoder having branches, in number of D, to generate output signals in number of D for an input signal; a beamformer having output antennas in number of D*B, being comprised of beam-forming subarrays in number of D each having the output antennas in number of B to form a downlink beam from the D-numbered output signals of the STBC encoder; and an STBC decoder restoring an original signal by dividing a signal, which is received as one with signals transmitted through a mobile antenna from the D-numbered beam-forming subarrays, into signals in number of D in accordance with the subarrays in consideration of channel characteristics.Type: ApplicationFiled: April 3, 2006Publication date: November 16, 2006Inventors: Dong-Soo Har, Sun-Hee Hwang
-
Publication number: 20060168314Abstract: Disclosed is an IP module for an SOC which brings easiness in designing system architecture and integration. The IP module of the invention includes a controller for generating a control signal for IP module with reference to a handshake signal and sending a control signal which leads the IP module to process input data in response to handshake signal; and a data processor generating output data and a modified handshake signal after processing a handshake signal and input data under the control of the controller. The present invention makes it possible to design an IP module that is easily reusable and optimized in architecture, lightening effort and time for designing and verifying an SOC by means of the proposed IP module.Type: ApplicationFiled: February 1, 2005Publication date: July 27, 2006Inventors: Fahad Mujahid, Dong-Soo Har
-
Publication number: 20060069710Abstract: The present invention discloses a Montgomery multiplier for an RSA security module secured from a differential power analysis attack.Type: ApplicationFiled: December 29, 2004Publication date: March 30, 2006Inventors: Dong-Soo Har, Dong-Wook Lee
-
Publication number: 20060007026Abstract: Disclosed is a data transmitting circuit and a method based on a differential value data encoding to reduce a data transmitting time by transmitting an encoded differential value. The circuit comprises an encoder for encoding and outputting a differential value between a currently transmitted data value and a previously transmitted data value, wherein the encoder inverts a phase of one output signal among 2n(namely, N)-output signals in response to n-bit input value and outputs an encoded data value; and a decoder for decoding the output value of the encoder and restoring the original data value, wherein the decoder restores the original data value by adding an output value from the encoder and the previous original data value.Type: ApplicationFiled: October 14, 2004Publication date: January 12, 2006Inventors: Eun-Gu Jung, Jeong-Gun Lee, Dong-Soo Har
-
Publication number: 20050271054Abstract: The present invention disclosed herein is an asynchronous switch for an network on chip application making possible between IP (Intellectual Property) communication among various IPs in the network on chip.Type: ApplicationFiled: December 27, 2004Publication date: December 8, 2005Inventors: Min-Chang Kang, Eun-Gu Jung, Dong-Soo Har
-
Publication number: 20050200388Abstract: The present invention relates to a delay-insensitive DI data transfer circuit based on a current-mode multiple-valued logic for transferring data regardless of a delay time of transmission according to a length of wire. The delay-insensitive data transfer circuit of the present invention, in a delay-insensitive data transfer circuit transferring an input request signal and a data signal from a data transmission unit to a data receiving unit, comprises: an encoder for outputting a signal which has been converted to current-level signals in response to voltage-level input of data signal and request signal from the data transmission unit; and a decoder for restoring the voltage-level signals from the current-level signals of the encoder, abstracting a data signal and a request signal from the restored voltage-level signals, and outputting the data signal and the request signal to the data receiving unit.Type: ApplicationFiled: December 29, 2004Publication date: September 15, 2005Inventors: Dong-Soo Har, Myeong-Hoon Oh