Patents by Inventor Dorde CVEJANOVIC

Dorde CVEJANOVIC has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20180146269
    Abstract: A method for synchronizing sensors. A ratio of a first data rate of the first sensor to the second data rate of the second sensor is 2n, where n is an element from the set of natural numbers. A central timer is started. A first countdown timer is generated based on the central timer and the first data rate, and a second countdown timer is generated based on the central timer and the second data rate. The first countdown timer and the second countdown timer are started periodically. The measurement by the first sensor begins at the latest when a first latency equals the value of the first countdown timer, and the measurement by the second sensor begins at the latest when the second latency equals the value of the second countdown timer.
    Type: Application
    Filed: April 22, 2016
    Publication date: May 24, 2018
    Inventors: Dorde CVEJANOVIC, Jan HAYEK
  • Publication number: 20160140078
    Abstract: A method for controlling an I2C slave device with the aid of a control device, including: evaluating states on a data line and on a clock line of the I2C bus; and assigning the states on the data line and on the clock line to states in a state diagram, control signals for the I2C slave device being generated with the aid of the control device from the states in the state diagram.
    Type: Application
    Filed: November 2, 2015
    Publication date: May 19, 2016
    Inventors: Dorde CVEJANOVIC, Jan Hayek
  • Publication number: 20150286607
    Abstract: A method for determining a bus state of an I2C bus having a first line SCL and a second line SDA, includes predetermined states and predetermined transitions between the states. Conditions for levels or transitions on the lines SCL and SDA are assigned to the transitions. The method is exactly in a predetermined state SP when the bus is not allocated and neither a legal nor an illegal transfer occurs on the bus.
    Type: Application
    Filed: March 26, 2015
    Publication date: October 8, 2015
    Inventors: Dorde CVEJANOVIC, Jan HAYEK
  • Publication number: 20140153681
    Abstract: An I2C interface is provided which has a data line and a clock line, the clock line having a first input buffer, and the data line having a second input buffer and an output buffer, the data line being provided for the transmission of a data input signal and a data output signal, the clock line being provided for the transmission of a clock signal, the clock line having a first delay element, and the data line having a second delay element and a third delay element. A method for operating an I2C slave interface is also provided.
    Type: Application
    Filed: December 4, 2013
    Publication date: June 5, 2014
    Applicant: Robert Bosch GmbH
    Inventor: Dorde CVEJANOVIC