Patents by Inventor Doug McFadyen
Doug McFadyen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8212945Abstract: A calibration image including dots and scale points is projected at first and second display surfaces. A location of a scale point may be modified. A location for a registration point is determined and the registration point is added to the calibration image. The projected calibration image is captured. A location of the captured registration point and locations captured scale points are identified. Captured dots that are projected onto the first display surface and their locations are identified. Each of the captured dots identified as being projected onto the first display surface are mapped to a corresponding dot of the calibration image. Dots of the calibration image that are not projected onto the first display surface are identified, locations of each of the identified dots are determined, and a synthetic dot is added to the captured image for each identified dot. The captured image may be provided as input to a process for determining one or more inverse offsets.Type: GrantFiled: April 1, 2010Date of Patent: July 3, 2012Assignee: Seiko Epson CorporationInventors: Doug McFadyen, George Lyons, Tatiana Pavlovna Kadantseva
-
Publication number: 20110242332Abstract: A calibration image including dots and scale points is projected at first and second display surfaces. A location of a scale point may be modified. A location for a registration point is determined and the registration point is added to the calibration image. The projected calibration image is captured. A location of the captured registration point and locations captured scale points are identified. Captured dots that are projected onto the first display surface and their locations are identified. Each of the captured dots identified as being projected onto the first display surface are mapped to a corresponding dot of the calibration image. Dots of the calibration image that are not projected onto the first display surface are identified, locations of each of the identified dots are determined, and a synthetic dot is added to the captured image for each identified dot. The captured image may be provided as input to a process for determining one or more inverse offsets.Type: ApplicationFiled: April 1, 2010Publication date: October 6, 2011Inventors: Doug McFadyen, George Lyons, Tatiana Pavlovna Kadantseva
-
Patent number: 7945901Abstract: A system and method for facilitating software profiling procedures in a target device includes a target CPU that executes software instructions from target routines of the target device to perform various processing tasks. A program counter of the target device is periodically updated with a current program counter value corresponding to one of the software instructions that is being currently executed by the target CPU. A shadow register is advantageously implemented in the target device to be directly accessible by profiler software on a host computer. The shadow register is periodically updated with a profiling program counter value that corresponds to the current program counter value. The profiler software may then directly and transparently access the shadow register to read the profiling program counter value for performing the software profiling procedures.Type: GrantFiled: August 16, 2006Date of Patent: May 17, 2011Assignee: Seiko Epson CorporationInventors: Juraj Bystricky, Doug McFadyen
-
Patent number: 7873233Abstract: The present invention is directed to a method and system to render an image that impinges upon a non-planar surface to attenuate, if not abrogate, distortions introduced by the surface that features mapping the image as a plurality of spaced-apart planar cells to coordinates of the non-planar surface to produce a plurality of the inverted planar cells, with each of the cells including multiple pixels of the image, minimizing a distance between the cells while minimizing a change in the distance of each of the plurality of cells with respect to the surface coordinates; and impinging the plurality of planar cells upon the non-planar surface.Type: GrantFiled: October 17, 2006Date of Patent: January 18, 2011Assignee: Seiko Epson CorporationInventors: Tatiana Pavlovna Kadantseva, Doug McFadyen
-
Patent number: 7835592Abstract: A method for adjusting an image projected onto a warped surface is provided. The method initiates with capturing calibration points within a calibration image projected onto the warped surface. The method includes analyzing the calibration points to determine relative locations among the calibration points. In one embodiment, the method utilizes a pseudo origin for locating beginning points for successive rows of calibration points. The calibration points are ordered according to the relative locations. The ordered calibration points may be applied to alter the image data prior to projection of the image data onto the warped surface. A system for calibrating points so that an image projected onto a warped surface does not appear as distorted is also provided.Type: GrantFiled: October 17, 2006Date of Patent: November 16, 2010Assignee: Seiko Epson CorporationInventors: Doug McFadyen, Tatiana Pavlovna Kadantseva
-
Publication number: 20080127115Abstract: A system and method for facilitating software profiling procedures in a target device includes a target CPU that executes software instructions from target routines of the target device to perform various processing tasks. A program counter of the target device is periodically updated with a current program counter value corresponding to one of the software instructions that is being currently executed by the target CPU. A shadow register is advantageously implemented in the target device to be directly accessible by profiler software on a host computer. The shadow register is periodically updated with a profiling program counter value that corresponds to the current program counter value. The profiler software may then directly and transparently access the shadow register to read the profiling program counter value for performing the software profiling procedures.Type: ApplicationFiled: August 16, 2006Publication date: May 29, 2008Inventors: Juraj Bystricky, Doug McFadyen
-
Patent number: 7380075Abstract: A system and method for supporting variable-width memory accesses includes storage registers configured to store transfer data. The storage registers have a pre-determined storage register width. A host interface moves the transfer data to and from the storage registers. The host interface has a data transfer width that is greater than the storage register width. A memory access module analyzes a mode flag that is incorporated into a transfer address. The memory access module performs the memory access operation in a full mode if the mode flag is set to a full access state. Conversely, the memory access module performs the memory access operation in a partial access mode if the mode flag is set to a partial access state. In the partial transfer mode, the transfer data has a data width that is equal to the storage register width. The memory storage module is able to directly access a single one of the storage registers.Type: GrantFiled: November 22, 2005Date of Patent: May 27, 2008Assignee: Seiko Epson CorporationInventors: Doug McFadyen, Juraj Bystricky
-
Publication number: 20080088528Abstract: A heads up display (HUD) is provided. The HUD includes a projector configured to project a distorted representation of image data onto a non-planar surface. The HUD also includes warp image circuitry configured to store offsets to be applied to the image data to generate the distorted representation. The offsets represent respective distances for moving coordinates of a portion of pixels within the image data and the offsets are stored within a memory region of the warp image circuitry. The portion of pixels corresponds to vertices of polygons. The warp image circuitry is further configured to map the vertices of polygons to the non-planar surface. A method for projecting an image onto a warped surface is also provided.Type: ApplicationFiled: October 17, 2006Publication date: April 17, 2008Inventors: Takashi Shindo, Doug McFadyen, Tatiana Pavlovna Kadantseva, Kevin Gillett, John Peter van Baarsen, Keitaro Fujimori
-
Publication number: 20080089611Abstract: A method for adjusting an image projected onto a warped surface is provided. The method initiates with capturing calibration points within a calibration image projected onto the warped surface. The method includes analyzing the calibration points to determine relative locations among the calibration points. In one embodiment, the method utilizes a pseudo origin for locating beginning points for successive rows of calibration points. The calibration points are ordered according to the relative locations. The ordered calibration points may be applied to alter the image data prior to projection of the image data onto the warped surface. A system for calibrating points so that an image projected onto a warped surface does not appear as distorted is also provided.Type: ApplicationFiled: October 17, 2006Publication date: April 17, 2008Inventors: Doug McFadyen, Tatiana Pavlovna Kadantseva
-
Publication number: 20080088527Abstract: A vehicle having a heads up display (HUD) system is provided. The HUD system includes an image rendering device configured to provide a distorted representation of image data to a non-planar surface within a field of view of an occupant of the vehicle. Warp image circuitry configured to store offsets to be applied to the image data to generate the distorted representation provided to the image rendering device is included in the HUD system. The offsets represent respective distances for moving coordinates of a portion of pixels within the image data and the offsets are stored within a memory region of the warp image circuitry. The portion of pixels correspond to vertices of polygons. The offsets are derived through calibration data provided to the warp image circuitry. The calibration data is selected from one of a plurality of view positions for the occupant.Type: ApplicationFiled: October 17, 2006Publication date: April 17, 2008Inventors: Keitaro Fujimori, John Peter van Baarsen, Doug McFadyen, Tatiana Pavlovna Kadantseva, Takashi Shindo, Kevin Gillett
-
Publication number: 20080088526Abstract: The present invention is directed to a method and system to render an image that impinges upon a non-planar surface to attenuate, if not abrogate, distortions introduced by the surface that features mapping the image as a plurality of spaced-apart planar cells to coordinates of the non-planar surface to produce a plurality of the inverted planar cells, with each of the cells including multiple pixels of the image, minimizing a distance between the cells while minimizing a change in the distance of each of the plurality of cells with respect to the surface coordinates; and impinging the plurality of planar cells upon the non-planar surface.Type: ApplicationFiled: October 17, 2006Publication date: April 17, 2008Inventors: Tatiana Pavlovna Kadantseva, Doug McFadyen
-
Publication number: 20080082803Abstract: A system and method for performing an interface save/restore procedure in an electronic device includes a processor that begins to execute a first task in conjunction with a host interface of a display processor. The processor subsequently receives an interrupt request for executing a second task that has a higher priority than the first task. A save/restore module responsively stores task states from the host interface into an interface states register. The task states correspond to an interrupted execution point in the first task. The processor temporarily stops the first task to execute the second task. The save/restore module restores the stored task states to the host interface after the second task is completed, and the processor may then efficiently resume the first task.Type: ApplicationFiled: November 12, 2007Publication date: April 3, 2008Applicant: SEIKO EPSON CORPORATIONInventors: Juraj Bystricky, Doug McFadyen, Keith Kejser
-
Patent number: 7308565Abstract: A system and method for performing an interface save/restore procedure in an electronic device includes a processor that begins to execute a first task in conjunction with a host interface of a display processor. The processor subsequently receives an interrupt request for executing a second task that has a higher priority than the first task. A save/restore module responsively stores task states from the host interface into an interface states register. The task states correspond to an interrupted execution point in the first task. The processor temporarily stops the first task to execute the second task. The save/restore module restores the stored task states to the host interface after the second task is completed, and the processor may then efficiently resume the first task.Type: GrantFiled: June 15, 2005Date of Patent: December 11, 2007Assignee: Seiko Epson CorporationInventors: Juraj Bystricky, Doug McFadyen, Keith Kejser
-
Publication number: 20070118701Abstract: A system and method for supporting variable-width memory accesses includes storage registers configured to store transfer data. The storage registers have a pre-determined storage register width. A host interface moves the transfer data to and from the storage registers. The host interface has a data transfer width that is greater than the storage register width. A memory access module analyzes a mode flag that is incorporated into a transfer address. The memory access module performs the memory access operation in a full mode if the mode flag is set to a full access state. Conversely, the memory access module performs the memory access operation in a partial access mode if the mode flag is set to a partial access state. In the partial transfer mode, the transfer data has a data width that is equal to the storage register width. The memory storage module is able to directly access a single one of the storage registers.Type: ApplicationFiled: November 22, 2005Publication date: May 24, 2007Inventors: Doug McFadyen, Juraj Bystricky
-
Publication number: 20070101325Abstract: A system and method for utilizing a remote memory device to perform an interface save/restore procedure in an electronic device includes a processor that begins to execute a first task in conjunction with a host interface of a display controller. The processor subsequently receives an interrupt request for executing a second task that has a higher priority than the first task. A save/restore module responsively creates a task handle that represents the interrupted first task states from the display controller. The processor then stores the task handle in a remote memory device that is implemented outside of the display controller to conserve memory resources of the display controller. After the second task has been completed, the processor returns the saved task handle to the save/restore module for restoring the interrupted first task states to the display controller. The display controller may then efficiently resume performing the interrupted first task.Type: ApplicationFiled: October 19, 2005Publication date: May 3, 2007Inventors: Juraj Bystricky, Doug McFadyen, Keith Kejser
-
Publication number: 20060288299Abstract: A system and method for performing an interface save/restore procedure in an electronic device includes a processor that begins to execute a first task in conjunction with a host interface of a display processor. The processor subsequently receives an interrupt request for executing a second task that has a higher priority than the first task. A save/restore module responsively stores task states from the host interface into an interface states register. The task states correspond to an interrupted execution point in the first task. The processor temporarily stops the first task to execute the second task. The save/restore module restores the stored task states to the host interface after the second task is completed, and the processor may then efficiently resume the first task.Type: ApplicationFiled: June 15, 2005Publication date: December 21, 2006Inventors: Juraj Bystricky, Doug McFadyen, Keith Kejser
-
Patent number: 7046227Abstract: A system and method for continuously tracing transfer rectangles for performing image data transfers includes a display controller with control logic, a rectangle module, and a coordinates module. The rectangle module detects write operations to on-screen data in a video memory, and then updates a primary transfer rectangle during a normal mode to include pixel data from the foregoing write operations. The coordinates module stores the primary transfer rectangle for performing a current transfer operation. The coordinates module enters a pause mode before initiating the current transfer operation, and retains the primary transfer rectangle during the pause mode. The coordinate module also stores a secondary transfer rectangle formed during the pause mode by detecting the foregoing write operations. The controller logic instructs the coordinates module to resume the normal mode after the current transfer operation concludes.Type: GrantFiled: August 17, 2004Date of Patent: May 16, 2006Assignee: Seiko Epson CorporationInventors: Victor Ga-Kui Chan, Doug McFadyen, Atousa Soroushi
-
Patent number: 7006094Abstract: An apparatus for efficiently filling an image on a display screen through hardware acceleration are provided. One exemplary device includes a display controller. The display controller includes image generation circuitry configured to generate an address and a color for each pixel of an image to be drawn on a display screen. The image generation circuitry includes pen width selection circuitry configured to identify and select coordinates of adjacent and non-overlapping sectors to an initial footprint of the image on the display screen to be drawn. The display controller includes data processing and selection circuitry configured to interface with a central processing unit (CPU) and a memory. The data processing and selection circuitry in communication with the image generation circuitry and configured to receive the address and the color for each pixel of the image. A system and methods for filling an image on a display screen are also provided.Type: GrantFiled: April 24, 2002Date of Patent: February 28, 2006Assignee: Seiko Epson CorporationInventors: Keith Kejser, Doug McFadyen
-
Publication number: 20060038830Abstract: A system and method for continuously tracing transfer rectangles for performing image data transfers includes a display controller with control logic, a rectangle module, and a coordinates module. The rectangle module detects write operations to on-screen data in a video memory, and then updates a primary transfer rectangle during a normal mode to include pixel data from the foregoing write operations. The coordinates module stores the primary transfer rectangle for performing a current transfer operation. The coordinates module enters a pause mode before initiating the current transfer operation, and retains the primary transfer rectangle during the pause mode. The coordinate module also stores a secondary transfer rectangle formed during the pause mode by detecting the foregoing write operations. The controller logic instructs the coordinates module to resume the normal mode after the current transfer operation concludes.Type: ApplicationFiled: August 17, 2004Publication date: February 23, 2006Inventors: Victor Chan, Doug McFadyen, Atousa Soroushi
-
Publication number: 20060028477Abstract: A system and method for performing manual partial transfers of image data includes a display controller with controller logic and a rectangle module. The rectangle module detects write operations to on-screen data in a video memory, and then updates a transfer rectangle to include written data from the foregoing write operations. The controller logic generates a transfer interrupt in response to a transfer trigger event in the display controller for initiating a manual partial transfer operation from the video memory to a display device. A central processing unit from a host electronic device detects the transfer interrupt and responsively coordinates the manual partial transfer operation to transfer rectangle data of the transfer rectangle from the video memory to the display device of the host electronic device.Type: ApplicationFiled: August 6, 2004Publication date: February 9, 2006Inventors: Juraj Bystricky, Doug McFadyen, Roc Carson