Patents by Inventor Douglas W. Stout
Douglas W. Stout has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6667648Abstract: An integrated circuit comprising a first circuit powered by a first power supply. The first circuit sends a first signal referenced to the voltage of the first power supply to a second circuit powered by a second power supply. The second circuit receives the first signal and converts the first signal to a second signal of the same logical value as the first signal and is referenced to the voltage of the second power supply.Type: GrantFiled: April 23, 2002Date of Patent: December 23, 2003Assignee: International Business Machines CorporationInventors: Douglas W. Stout, Scott T. Wameling, Charles H. Windisch, Jr.
-
Publication number: 20030197542Abstract: An integrated circuit comprising a first circuit powered by a first power supply. The first circuit sends a first signal referenced to the voltage of the first power supply to a second circuit powered by a second power supply. The second circuit receives the first signal and converts the first signal to a second signal of the same logical value as the first signal and is referenced to the voltage of the second power supply.Type: ApplicationFiled: April 23, 2002Publication date: October 23, 2003Applicant: International Business Machines CorporationInventors: Douglas W. Stout, Scott T. Wameling, Charles H. Windisch
-
Patent number: 6577178Abstract: A circuit includes a resistance-capacitance (RC) structure connected to a first set of transistors and a second set of transistors that perform the same logical function as the first set of transistors. The first set of transistors have thinner gate oxides than the second set of transistors. The RC structure drains an electric field from the first set of transistors, such that the first set of transistors are on only during initial transistor switching. In other words, the RC structure turns off the first set of transistors after transistor switching is completed. Also, the first set of transistors and the second set of transistors share common inputs and outputs. The first set of transistors exhibit higher tunneling currents than the second set of transistors. The thinner gate oxides of the first set of transistors cause the first set of transistors to exhibit higher device currents than the second set of transistors.Type: GrantFiled: July 23, 2002Date of Patent: June 10, 2003Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Peter E. Cottrell, Edward J. Nowak, Norman J. Rohrer, Douglas W. Stout
-
Patent number: 6545521Abstract: The present invention provides a receiver device having multiple voltage supplies that allows the output stage of the receiver device to go to a safe state whenever its voltage is disconnected or powered-down, independent of any of its normal control circuits. Furthermore, the isolation of the multiple voltage supplies provides a low skew at the output of the receiver device.Type: GrantFiled: June 29, 2001Date of Patent: April 8, 2003Assignee: International Business Machines CorporationInventors: Bret R. Dale, Joseph A. Iadanza, Douglas W. Stout, Sebastian T. Ventrone, Hongfei Wu
-
Publication number: 20030001642Abstract: The present invention provides a receiver device having multiple voltage supplies that allows the output stage of the receiver device to go to a safe state whenever its voltage is disconnected or powered-down, independent of any of its normal control circuits. Furthermore, the isolation of the multiple voltage supplies provides a low skew at the output of the receiver device.Type: ApplicationFiled: June 29, 2001Publication date: January 2, 2003Applicant: International Business Machines CorporationInventors: Bret R. Dale, Joseph A. Iadanza, Douglas W. Stout, Sebastian T. Ventrone, Hongfei Wu
-
Patent number: 6493257Abstract: A state saving circuit and method for using the same. The circuit comprises a first latch powered by an uninterrupted power supply, wherein the first latch includes a first pair of cross coupled inverters for storing data, and includes an input cut-off control for isolating the data in the first pair of cross coupled inverters; a second latch coupled to an output of the first latch and powered by an interruptible power supply, wherein the second latch includes a second pair of cross coupled inverters and a clock input for latching the data from the first latch to the second latch; and wherein an interruption of power to the second latch results in a state being saved in the first latch.Type: GrantFiled: March 27, 2002Date of Patent: December 10, 2002Assignee: International Business Machines CorporationInventors: Terry C. Coughlin, Jr., Roger P. Gregor, Steven F. Oakland, Douglas W. Stout
-
Patent number: 6362653Abstract: A high voltage tolerant receiver that matches a voltage drop across an NFET pass-gate at the input to the receiver with a voltage drop across a semiconductor device, formatted as a diode, and connected between an input stage and an input stage voltage supply source.Type: GrantFiled: February 6, 2001Date of Patent: March 26, 2002Assignee: International Business Machines CorporationInventors: Terry C. Coughlin, Jr., Joseph M. Milewski, Loc K. Nguyen, Douglas W. Stout
-
Patent number: 6292343Abstract: An ASIC book comprising a gate-array format of ESD components is provided. A customized, optimized and tuned ESD network can be constructed from the ASIC book. Novel ESD circuitry having inter-rail ESD circuitry and single-rail ESD circuitry can be constructed. The inter-rail ESD circuitry is scaleable and comprises one or more diode strings for interconnecting a pair of power rails. The ESD trigger voltage for a diode string is set by the number of diodes within the customized diode string and preferably a sufficient number of diodes are provided within each diode string for power-up and power-down sequence independence. The single-rail ESD circuitry is connected to a level-shifter and may comprise an RC discriminator comprising a customizable plurality of NFET transistors connected in series. The RC discriminator may be connected to a clamping transistor via a buffering circuit, such as an inverter stage, that isolates the gate capacitance of the clamping transistor from the RC discriminator.Type: GrantFiled: September 21, 2000Date of Patent: September 18, 2001Assignee: International Business Machines CorporationInventors: James P. Pequignot, Tariq Rahman, Jeffrey H. Sloan, Douglas W. Stout, Steven H. Voldman
-
Patent number: 6262873Abstract: A method for automatically generating a custom ESD network for an integrated circuit is provided. When a user provides chip size and chip capacitance for the integrated circuit, components for the customized ESD network are automatically selected based on the user-provided chip size and chip capacitance and the adequacy of the ESD behavior of an ESD network employing the selected components is evaluated.Type: GrantFiled: September 7, 2000Date of Patent: July 17, 2001Assignee: International Business Machines CorporationInventors: James P. Pequignot, Tariq Rahman, Jeffrey H. Sloan, Douglas W. Stout, Steven H. Voldman
-
Patent number: 6157530Abstract: A novel ESD protection circuit for multiple power supplies, having both inventive inter-rail ESD circuitry and inventive single-rail ESD circuitry. The inter-rail ESD circuitry is scaleable and comprises one or more diode strings for interconnecting a pair of power rails. The ESD trigger voltage for a diode string is set by the number of diodes within the diode string and preferably a sufficient number of diodes are provided within each diode string for power-up and power-down sequence independence. The single-rail ESD circuitry is connected to a level-shifter and may comprise an RC discriminator comprising two NFET transistors connected in series. The RC discriminator may be connected to a clamping transistor via a buffering circuit, such as an inverter stage, that isolates the gate capacitance of the clamping transistor from the RC discriminator so that the RC characteristics of the RC discriminator are unaffected by the choice of the clamping transistor.Type: GrantFiled: January 4, 1999Date of Patent: December 5, 2000Assignee: International Business Machines CorporationInventors: James P. Pequignot, Tariq Rahman, Jeffrey H. Sloan, Douglas W. Stout, Steven H. Voldman
-
Patent number: 6140846Abstract: A driver circuit has an input terminal at which a first signal having a first voltage swing is applied, and an output terminal at which: (i) a second signal having a second voltage swing is provided to external circuitry, and (ii) a third signal having a third voltage swing is received from the external circuitry. A level shifter circuit is coupled to the input terminal and translates the first signal to the second signal. The level shifter circuit includes circuitry which regulates the switching rate of the driver circuit. An output circuit is coupled between the level shifter circuit and the output terminal which drives the external circuitry with the second signal received from the level shifter circuit. The output circuit has a floating well, and a bias circuit is coupled between the output terminal and the well of the output circuit. The bias circuit biases the well proportional to the third voltage swing when the third signal is received at the output terminal.Type: GrantFiled: October 30, 1998Date of Patent: October 31, 2000Assignee: International Business Machines CorporationInventors: Francis Chan, Steven P. Koch, Douglas W. Stout
-
Patent number: 6087881Abstract: A dual stage voltage level predrive circuit for an integrated circuit chip including two level shifter stages in series. The voltage level shifting circuit uses single dielectric layer devices and three bias supply circuits each providing a different DC bias voltage for distributing bias voltages among the devices such that dielectric voltage stress across single dielectric layers is reduced. The first stage of the level shifting circuit receives a first input signal having a first voltage swing, converts the first voltage swing to a second voltage swing and provides a first output signal corresponding to the first input signal and having the second voltage swing. The second stage of the level shifting circuit receives the first output signal from the first stage, converts the second voltage swing to a third voltage swing and provides a final output signal having the third voltage swing.Type: GrantFiled: July 23, 1998Date of Patent: July 11, 2000Assignee: International Business Machines CorporationInventors: Francis Chan, Jeffrey H. Sloan, Douglas W. Stout
-
Patent number: 5195412Abstract: A cutoff system for exterior siding which includes a flying punch and shear. The system includes a main carriage which is adapted to reciprocate and, in one direction of travel, move at the same speed as the siding to be cut. A pair of punches are then actuated to form the hanger and butt notches at the lateral edges of the siding. Upon withdrawal of the punches, the travel of the main cylinder is slowed such that the siding travels away from the punching area. Upon sensing the notched areas, the main carriage is again moved to travel at the same speed as the siding. The speed is timed such that the center of the notches is located below a shear. This shear is then actuated to form a single parting line across the siding. The carriage is then retracted to await the next cycle of the system. As such, with each cycle of the system, the notches are formed in the trailing and leading edges of adjacent panel segments, and the leading panel segment cut from the continuous siding.Type: GrantFiled: September 20, 1991Date of Patent: March 23, 1993Assignee: Plastics Extrusion MachineryInventors: Peter D. Flemming, Douglas M. Hawkinson, Douglas W. Stout, Robert T. Fry
-
Patent number: 5151619Abstract: A CMOS off-chip driver circuit is provided which includes a P-channel pull up transistor and an N-channel pull down transistor serially arranged between a first voltage source having a supply voltage of a given magnitude and ground with the common point between the transistors forming an output terminal to which is connected a circuit including a second voltage source having a supply voltage of a magnitude significantly greater than that of the given magnitude. A first P-channel field effect transistor is connected between the output terminal and the gate electrode of the pull up transistor.Type: GrantFiled: October 11, 1990Date of Patent: September 29, 1992Assignee: International Business Machines CorporationInventors: John S. Austin, Ronald A. Piro, Douglas W. Stout
-
Patent number: 5134311Abstract: A self-adjusting impedance matching driver for a digital circuit. The driver has both a pull-up gate to VDD and a pull-down gate to ground. An array of gates is provided in parallel with each of the pull-up gate and the pull-down gate, with any one or more of such gates being selectively enabled in response to circuit means that monitors the impedance match between the output of the driver and the network it drives. By enabling selectively such gates, any impedance mismatch can be minimized. The selective enablement may be done only at power up, and thereafter only if the driven network is changed substantially.Type: GrantFiled: June 7, 1990Date of Patent: July 28, 1992Assignee: International Business Machines CorporationInventors: Alice I. Biber, Douglas W. Stout
-
Patent number: 5127008Abstract: A method and apparatus for designing very large scale integrated circuit devices, most particularly level sensitive scan design (LSSD) devices, by inclusion of a plurality of distributed delay lines originating at input terminals of the device, and controlling the inhibiting and enabling of driver circuits connected to the output terminals of the device, as required to regulate operation of device drivers during a plurality of testing operations.Type: GrantFiled: January 25, 1990Date of Patent: June 30, 1992Assignee: International Business Machines CorporationInventors: Robert W. Bassett, Pamela S. Gillis, Jeannie T. H. Panner, Douglas W. Stout, Mark E. Turner