Patents by Inventor DOWON KWAK
DOWON KWAK has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11751377Abstract: A method for fabricating a semiconductor device, including the steps of: providing a substrate having an etch stop layer formed thereon; forming a preliminary stacked structure on the etch stop layer, the preliminary stacked structure including a lower sacrifice layer contacting the etch stop layer, a support layer, and an upper sacrifice layer; forming a hole penetrating the preliminary stacked structure and the etch stop layer; forming a conductive pattern in the hole; removing the upper sacrifice layer and a portion of the support layer; removing the lower sacrifice layer; forming a first conductive layer covering the conductive pattern; and forming a dielectric layer covering the first conductive layer, a remaining portion of the support layer, and the etch stop layer.Type: GrantFiled: December 16, 2021Date of Patent: September 5, 2023Assignee: XIA TAI XIN SEMICONDUCTOR (QING DAO) LTD.Inventors: Hyunyoung Kim, Dowon Kwak, Kang-Won Seo
-
Patent number: 11688684Abstract: A semiconductor structure and a method of fabricating the same is disclosed. The semiconductor device includes a conductive structure that comprises: an upper conductive line arranged above and in electrical connection with a circuit component in a lower device layer through a via plug, wherein the upper conductive line extends laterally over the via plug; an interposing layer having a substantially uniform thickness arranged between the via plug and the upper conductive line, and extending laterally beyond a planar projection of the via plug, wherein the upper conductive line is in electrical connection with the via plug through the interposing layer; and an overlayer is disposed over the upper conductive line.Type: GrantFiled: January 14, 2022Date of Patent: June 27, 2023Assignee: XIA TAI XIN SEMICONDUCTOR (QING DAO) LTD.Inventors: Hyunyoung Kim, Dowon Kwak, Kang-Won Seo
-
Publication number: 20220139827Abstract: A semiconductor structure and a method of fabricating the same is disclosed. The semiconductor device includes a conductive structure that comprises: an upper conductive line arranged above and in electrical connection with a circuit component in a lower device layer through a via plug, wherein the upper conductive line extends laterally over the via plug; an interposing layer having a substantially uniform thickness arranged between the via plug and the upper conductive line, and extending laterally beyond a planar projection of the via plug, wherein the upper conductive line is in electrical connection with the via plug through the interposing layer; and an overlayer is disposed over the upper conductive line.Type: ApplicationFiled: January 14, 2022Publication date: May 5, 2022Inventors: HYUNYOUNG KIM, DOWON KWAK, KANG-WON SEO
-
Patent number: 11302774Abstract: A semiconductor device is provided. The semiconductor device includes a substrate, a conductive pattern, a first conductive layer, and a dielectric layer. The conductive pattern extends upwardly from the substrate. The conductive pattern has a hollow structure. The first conductive layer covers the conductive pattern. The dielectric layer at least covers the first conductive layer.Type: GrantFiled: November 18, 2019Date of Patent: April 12, 2022Assignee: XIA TAI XIN SEMICONDUCTOR (QING DAO) LTD.Inventors: Hyunyoung Kim, Dowon Kwak, Kang-Won Seo
-
Publication number: 20220108986Abstract: A method for fabricating a semiconductor device, including the steps of: providing a substrate having an etch stop layer formed thereon; forming a preliminary stacked structure on the etch stop layer, the preliminary stacked structure including a lower sacrifice layer contacting the etch stop layer, a support layer, and an upper sacrifice layer; forming a hole penetrating the preliminary stacked structure and the etch stop layer; forming a conductive pattern in the hole; removing the upper sacrifice layer and a portion of the support layer; removing the lower sacrifice layer; forming a first conductive layer covering the conductive pattern; and forming a dielectric layer covering the first conductive layer, a remaining portion of the support layer, and the etch stop layer.Type: ApplicationFiled: December 16, 2021Publication date: April 7, 2022Inventors: HYUNYOUNG KIM, DOWON KWAK, KANG-WON SEO
-
Patent number: 11257752Abstract: A semiconductor structure and a method of fabricating the same is disclosed. The semiconductor device includes a conductive structure that comprises: an upper conductive line arranged above and in electrical connection with a circuit component in a lower device layer through a via plug, wherein the upper conductive line extends laterally over the via plug; an interposing layer having a substantially uniform thickness arranged between the via plug and the upper conductive line, and extending laterally beyond a planar projection of the via plug, wherein the upper conductive line is in electrical connection with the via plug through the interposing layer; and an overlayer is disposed over the upper conductive line.Type: GrantFiled: December 5, 2019Date of Patent: February 22, 2022Assignee: XIA TAI XIN SEMICONDUCTOR (QING DAO) LTD.Inventors: Hyunyoung Kim, Dowon Kwak, Kang-Won Seo
-
Patent number: 11233056Abstract: A semiconductor device is provided. The semiconductor device includes a substrate, a conductive pattern, a support structure, a first conductive layer, and a dielectric layer. The conductive pattern extends vertically from the substrate. The support structure extends from an outer sidewall of the conductive pattern. The first conductive layer covers the conductive pattern. The dielectric layer at least covers the first conductive layer and the support structure.Type: GrantFiled: November 18, 2019Date of Patent: January 25, 2022Assignee: XIA TAI XIN SEMICONDUCTOR (QING DAO) LTD.Inventors: Hyunyoung Kim, Dowon Kwak, Kang-Won Seo
-
Patent number: 11133248Abstract: A semiconductor structure and a method of fabricating the same is disclosed. The semiconductor structure includes an interconnect structure that comprises: a plurality of conductive features over a substrate arranged separately adjacent one another; a liner conformally formed over and between the plurality of conductive features and defining a trench having a first depth between adjacent pair of the conducive features, wherein a horizontal coverage of the liner over respective top surfaces of the conductive features has thickness lower than that of a vertical coverage over respective sidewalls of the conductive features; and a dielectric layer on the liner over top surfaces of the conductive features, wherein the dielectric layer seals the respective trench and forms a void between adjacent pair of the conductive features.Type: GrantFiled: November 11, 2019Date of Patent: September 28, 2021Assignee: XIA TAI XIN SEMICONDUCTOR (QING DAO) LTD.Inventors: Hyunyoung Kim, Dowon Kwak, Kang-Won Seo
-
Publication number: 20210151553Abstract: A semiconductor device is provided. The semiconductor device includes a substrate, a conductive pattern, a first conductive layer, and a dielectric layer. The conductive pattern extends upwardly from the substrate. The conductive pattern has a hollow structure. The first conductive layer covers the conductive pattern. The dielectric layer at least covers the first conductive layer.Type: ApplicationFiled: November 18, 2019Publication date: May 20, 2021Inventors: HYUNYOUNG KIM, DOWON KWAK, KANG-WON SEO
-
Publication number: 20210143097Abstract: A semiconductor structure and a method of fabricating the same is disclosed. The semiconductor structure includes an interconnect structure that comprises: a plurality of conductive features over a substrate arranged separately adjacent one another; a liner conformally formed over and between the plurality of conductive features and defining a trench having a first depth between adjacent pair of the conducive features, wherein a horizontal coverage of the liner over respective top surfaces of the conductive features has thickness lower than that of a vertical coverage over respective sidewalls of the conductive features; and a dielectric layer on the liner over top surfaces of the conductive features, wherein the dielectric layer seals the respective trench and forms a void between adjacent pair of the conductive features.Type: ApplicationFiled: November 11, 2019Publication date: May 13, 2021Inventors: HYUNYOUNG KIM, DOWON KWAK, KANG-WON SEO
-
Publication number: 20200219880Abstract: A semiconductor device is provided. The semiconductor device includes a substrate, a conductive pattern, a support structure, a first conductive layer, and a dielectric layer. The conductive pattern extends vertically from the substrate. The support structure extends from an outer sidewall of the conductive pattern. The first conductive layer covers the conductive pattern. The dielectric layer at least covers the first conductive layer and the support structure.Type: ApplicationFiled: November 18, 2019Publication date: July 9, 2020Inventors: HYUNYOUNG KIM, DOWON KWAK, KANG-WON SEO
-
Publication number: 20200219766Abstract: A semiconductor structure and a method of fabricating the same is disclosed. The semiconductor device comprises: an electrical device disposed in a device layer over a substrate; a cross-layer component that forms at least part of a vertical signal path to the electrical device, the cross-layer component including an inner conductor including an upper, a lateral, and a bottom boundary, having an aspect ratio exceeding 1; and an intra-layer component arranged in a layer over the device layer and above the cross-layer component, the intra-layer component including: a conductive line extending laterally over the inner conductor of the cross-layer component; and an intermetallic layer that includes an intermetallic material with substantially unitary molecular constitution, arranged under the conductive line and extending laterally beyond a planar projection of the cross-layer component, wherein the upper boundary of the inner conductor is in contact with the intermetallic layer.Type: ApplicationFiled: December 5, 2019Publication date: July 9, 2020Inventors: HYUNYOUNG KIM, DOWON KWAK, KANG-WON SEO
-
Publication number: 20200219809Abstract: A semiconductor structure and a method of fabricating the same is disclosed. The semiconductor device includes a conductive structure that comprises: an upper conductive line arranged above and in electrical connection with a circuit component in a lower device layer through a via plug, wherein the upper conductive line extends laterally over the via plug; an interposing layer having a substantially uniform thickness arranged between the via plug and the upper conductive line, and extending laterally beyond a planar projection of the via plug, wherein the upper conductive line is in electrical connection with the via plug through the interposing layer; and an overlayer is disposed over the upper conductive line.Type: ApplicationFiled: December 5, 2019Publication date: July 9, 2020Inventors: HYUNYOUNG KIM, DOWON KWAK, KANG-WON SEO
-
Publication number: 20200203271Abstract: A method for manufacturing interconnect structure is disclosed. The method comprises forming a plurality of interconnect features on a surface apart from each other so as to define at least a trench there-between; and performing a physical vapor deposition process using a dielectric material to cover top surfaces of the plurality of interconnect features and seal the at least one trench to form at least one void, wherein the dielectric material includes at least one arch-shaped surface that connects side wall surfaces defining the corresponding trench and defines a concave that opens toward the corresponding void.Type: ApplicationFiled: October 25, 2019Publication date: June 25, 2020Inventors: HYUNYOUNG KIM, DOWON KWAK, KANG-WON SEO