Patents by Inventor Drew E. Wingard
Drew E. Wingard has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8504992Abstract: In general, methods and apparatus for implementing a Quality of Service (QoS) model are disclosed. A Quality of Service (QoS) contract with an initiating network device may be satisfied. A request may be received from the initiating network device in a first time less than or equal to an ordinal number times an arrival interval. The ordinal number signifies a position of the request among a group of requests. The request that has been serviced may be returned to the initiator in a second time less than or equal to a constant term plus the ordinal number times a service interval.Type: GrantFiled: February 16, 2010Date of Patent: August 6, 2013Assignee: Sonics, Inc.Inventors: Wolf-Dietrich Weber, Chien-Chun Chou, Drew E. Wingard
-
Patent number: 8484397Abstract: Various methods and apparatus are described for a memory scheduler. The memory scheduler has a pipelined arbiter to determine which request will access the target memory core. Pipelining occurs in stages within the arbiter over a period of more than one clock cycle. The pipelined arbiter uses two or more weighting factors affecting an arbitration decision that are processed in parallel. A predictive scheduler in the memory scheduler uses data from a previous cycle to make the arbitration decision about a request during a current clock cycle in which the arbitration decision is made in order to increase overall system efficiency of requests being serviced in the integrated circuit.Type: GrantFiled: May 24, 2012Date of Patent: July 9, 2013Assignee: Sonics, Inc.Inventors: Krishnan Srinivasan, Drew E. Wingard
-
Patent number: 8438320Abstract: Various methods and apparatus are described for a target with multiple channels. Address decoding logic is configured to implement a distribution of requests from individual burst requests to two or more memory channels making up an aggregate target. The address decoding logic implements a channel-selection hash function to allow requests from each individual burst request to be distributed amongst the two or more channels in a non-linear sequential pattern in channel round order that make up the aggregate target.Type: GrantFiled: October 5, 2009Date of Patent: May 7, 2013Assignee: Sonics, Inc.Inventors: Krishnan Srinivasan, Drew E. Wingard, Chien-Chun Chou
-
Patent number: 8407433Abstract: In an embodiment, an interconnect for an integrated circuit communicates transactions between one or more initiator Intellectual Property (IP) cores and multiple target IP cores coupled to the interconnect. Two or more memory channels make up a first aggregate target of the target IP cores. The two or more memory channels populate an address space assigned to the first aggregate target and appear as a single target to the initiator IP cores. The interconnect implements chopping logic to chop individual two-dimensional (2D) transactions that cross the memory channel address boundaries from a first memory channel to a second memory channel within the first aggregate target into two or more 2D transactions with a height value greater than one, as well as stride and width dimensions, which are chopped to fit within memory channel address boundaries of the first aggregate target.Type: GrantFiled: June 24, 2008Date of Patent: March 26, 2013Assignee: Sonics, Inc.Inventors: Drew E. Wingard, Chien-Chun Chou, Stephen W. Hamilton, Ian Andrew Swarbrick, Vida Vakilotojar
-
Publication number: 20130073878Abstract: An interconnect-power-manager (IPM) cooperates and communicates signals with an integrated-circuit-system-power-manager (SPM) in the integrated-circuit. The interconnect network (IN) is partitioned into multiple power domains and has hardware circuitry integrated into the IN to manage a quiescent state for all components in each power domain in the IN when a routing pathway for transactions in the IN spans across one or more power domain boundaries and causes interdependencies of power domains within the IN other than where the power domains of the initiator agent and final target agent of the transaction are located within. The SPM is configured to cooperate and communicate with the IPM to quiesce, to wake up, and any combination of the two, one or more of the multiple power domains within the IN.Type: ApplicationFiled: March 29, 2012Publication date: March 21, 2013Applicant: SONICS, INC.Inventors: Doddaballapur N. Jayasimha, Drew E. Wingard, Stephen W. Hamilton
-
Patent number: 8190804Abstract: Various methods and apparatus are described for a memory scheduler. The memory scheduler has a pipelined arbiter to determine which request will access the target memory core. Pipelining occurs in stages within the arbiter over a period of more than one clock cycle. The pipelined arbiter uses two or more weighting factors affecting an arbitration decision that are processed in parallel. A predictive scheduler in the memory scheduler uses data from a previous cycle to make the arbitration decision about a request during a current clock cycle in which the arbitration decision is made in order to increase overall system efficiency of requests being serviced in the integrated circuit.Type: GrantFiled: March 12, 2009Date of Patent: May 29, 2012Assignee: Sonics, Inc.Inventors: Krishnan Srinivasan, Drew E. Wingard
-
Publication number: 20120117301Abstract: Various methods and apparatus are described for communicating transactions between one or more initiator IP cores and one or more target IP cores coupled to an interconnect. A centralized Memory Management logic Unit (MMU) is located in the interconnect for virtualization and sharing of integrated circuit resources including target cores between the one or more initiator IP cores. A master translation look aside buffer (TLB) stores virtualization and sharing information in the entries of the master TLB. A set of two or more translation look aside buffers (TLBs) locally store virtualization and sharing information replicated from the master TLB. Logic in the MMU or other software updates the virtualization and sharing information replicated from the master TLB in the entries of one or more of the set of local TLBs.Type: ApplicationFiled: November 3, 2011Publication date: May 10, 2012Applicant: SONICS, INC.Inventor: Drew E. Wingard
-
Publication number: 20120036296Abstract: A method, apparatus, and system are described, which generally relate to an integrated circuit having an interconnect. The flow control logic for the interconnect applies a flow control splitting protocol to permit transactions from each initiator thread and/or each initiator tag stream to be outstanding to multiple channels in a single aggregate target at once, and therefore to multiple individual targets within an aggregate target at once. The combined flow control logic and flow control protocol allows the interconnect to manage simultaneous requests to multiple channels in an aggregate target from the same thread or tag at the same time.Type: ApplicationFiled: October 18, 2011Publication date: February 9, 2012Applicant: SONICS, INC.Inventors: Drew E. Wingard, Chien-Chun Chou, Stephen W. Hamilton, Ian Andrew Swarbrick, Vida Vakilotojar
-
Publication number: 20120036509Abstract: A method, apparatus, and system in which an integrated circuit comprises an initiator Intellectual Property (IP) core, a target IP core, an interconnect, and a tag and thread logic. The target IP core may include a memory coupled to the initiator IP core. Additionally, the interconnect can allow the integrated circuit to communicate transactions between one or more initiator Intellectual Property (IP) cores and one or more target IP cores coupled to the interconnect. A tag and thread logic can be configured to concurrently perform per-thread and per-tag memory access scheduling within a thread and across multiple threads such that the tag and thread logic manages tags and threads to allow for per-tag and per-thread scheduling of memory accesses requests from the initiator IP core out of order from an initial issue order of the memory accesses requests from the initiator IP core.Type: ApplicationFiled: August 6, 2010Publication date: February 9, 2012Applicant: SONICS, INCInventors: KRISHNAN SRINIVASAN, RUBEN KHAZHAKYAN, HARUTYUN ASLANYAN, DREW E. WINGARD, CHIEN-CHUN CHOU
-
Patent number: 8108648Abstract: Various methods and apparatus are described for a memory scheduler. The memory scheduler couples to a target memory core that includes a bank of memories. The memory scheduler contains two or more configurable address tiling functions to transform an incoming address of data requested in a request to the target memory core to determine what physical addresses in the bank of memories will service the first request. The two or more configurable address tiling functions are programmable by a user to create two or more distinctly different memory regions in the target memory core. Each memory region has its own distinct tiling function based on configuration parameters 1) selected by the user and 2) stored in tiling registers in the memory scheduler. The multiple tiling functions are configured to operate concurrently in the integrated circuit.Type: GrantFiled: March 12, 2009Date of Patent: January 31, 2012Assignee: Sonics, Inc.Inventors: Krishnan Srinivasan, Drew E. Wingard, Vida Vakilotojar, Chien-Chun Chou
-
Patent number: 8032329Abstract: Various methods and apparatuses are described that provide instrumentation and analysis of an electronic design. A performance monitoring apparatus may be located on an interconnect of a fabricated integrated circuit. An event measurement module (EM) includes an event generator sub-module that generates monitoring events and event measurements associated with transactions between initiator intellectual property (IP) cores and target IP cores over the interconnect. The EM further includes a software visible register block that provides software access for controlling the EM on which one or more transactions to monitor and to configure one or more parameters associated with that transaction to track. The EM further includes a filtering sub-module that selects transactions to be monitored based on information received from the software.Type: GrantFiled: September 4, 2008Date of Patent: October 4, 2011Assignee: Sonics, Inc.Inventors: Chien-Chun Chou, Stephen W. Hamilton, Drew E. Wingard, Pascal Chauvet
-
Patent number: 8032676Abstract: Embodiments of apparatuses, systems, and methods are described for communicating information between functional blocks of a system across a communication fabric. Rate logic may couple to the communication fabric. The rate logic is configured to determine a data bandwidth difference between a first data bandwidth capability of the sending device and the lower of 1) a second data bandwidth capability of the sending device or 2) a third data bandwidth capability of the communication fabric.Type: GrantFiled: November 2, 2004Date of Patent: October 4, 2011Assignee: Sonics, Inc.Inventors: Drew E. Wingard, Glenn S. Vinogradov
-
Publication number: 20110213949Abstract: Various methods and apparatus are described for communicating transactions between one or more initiator IP cores and one or more target IP cores coupled to an interconnect. Tag logic may be located within the interconnect, such as located in an agent, and configured to assign different interconnect tag identification numbers to two or more transactions from a same thread. The tag logic assigns different interconnect tag identification numbers to allow the two or more transactions from the same thread to be outstanding over the interconnect to two or more different target IP cores at the same time, allow the two or more transactions from the same thread to be processed in parallel over the interconnect, and potentially serviced out of issue order while being returned back to the multiple threaded initiator IP core realigned in expected execution order.Type: ApplicationFiled: March 1, 2010Publication date: September 1, 2011Applicant: SONICS, INC.Inventors: Doddaballapur N. Jayasimha, Luc Hoa Ton, Drew E. Wingard
-
Patent number: 7793345Abstract: Various methods and apparatuses of protection mechanism are described. A target intellectual property block may field and service requests from an initiator intellectual property block in a system-on-chip network. The target intellectual property block has an associated protection mechanism with logic configured to restrict access for the requests to the target intellectual property block. The request's access is restricted based on access permissions associated with a region within the target intellectual property block and attributes of the request trying to access that region.Type: GrantFiled: September 27, 2005Date of Patent: September 7, 2010Assignee: Sonics, Inc.Inventors: Wolf-Dietrich Weber, Drew E. Wingard, Stephen W. Hamilton, Frank Seigneret
-
Publication number: 20100211935Abstract: In general, methods and apparatus for implementing a Quality of Service (QoS) model are disclosed. A Quality of Service (QoS) contract with an initiating network device may be satisfied. A request may be received from the initiating network device in a first time less than or equal to an ordinal number times an arrival interval. The ordinal number signifies a position of the request among a group of requests. The request that has been serviced may be returned to the initiator in a second time less than or equal to a constant term plus the ordinal number times a service interval.Type: ApplicationFiled: February 16, 2010Publication date: August 19, 2010Applicant: SONICS, INC.Inventors: Wolf-Dietrich Weber, Chien-Chun Chou, Drew E. Wingard
-
Publication number: 20100057400Abstract: Various methods and apparatuses are described that provide instrumentation and analysis of an electronic design. A performance monitoring apparatus may be located on an interconnect of a fabricated integrated circuit. An event measurement module (EM) includes an event generator sub-module that generates monitoring events and event measurements associated with transactions between initiator intellectual property (IP) cores and target IP cores over the interconnect. The EM further includes a software visible register block that provides software access for controlling the EM on which one or more transactions to monitor and to configure one or more parameters associated with that transaction to track. The EM further includes a filtering sub-module that selects transactions to be monitored based on information received from the software.Type: ApplicationFiled: September 4, 2008Publication date: March 4, 2010Applicant: Sonics, Inc.Inventors: Chien-Chun Chou, Stephen W. Hamilton, Drew E. Wingard, Pascal Chauvet
-
Publication number: 20100042759Abstract: Various methods and apparatus are described for a target with multiple channels. Address decoding logic is configured to implement a distribution of requests from individual burst requests to two or more memory channels making up an aggregate target. The address decoding logic implements a channel-selection hash function to allow requests from each individual burst request to be distributed amongst the two or more channels in a non-linear sequential pattern in channel round order that make up the aggregate target.Type: ApplicationFiled: October 5, 2009Publication date: February 18, 2010Applicant: SONICS, INC.Inventors: Krishnan Srinivasan, Drew E. Wingard, Chien-Chun Chou
-
Patent number: 7660932Abstract: Embodiments of apparatuses, systems, and methods are described for a machine-readable medium having instructions stored thereon, which, when executed by a machine, to cause the machine to generate a representation of an apparatus. The apparatus includes a bridge agent, a first interconnect, and a second interconnect. The bridge agent is configured by bridge control signals to control transmission of a communication between the first interconnect and the second interconnect. The representation may be a sequence of instructions written in a programming language to mimic in a computer simulation environment attributes derived from a projected fabricated hardware instance of the apparatus.Type: GrantFiled: January 30, 2008Date of Patent: February 9, 2010Assignee: Sonics, Inc.Inventors: Chien Chun Chou, Wolf-Dietrich Weber, Drew E. Wingard
-
Patent number: 7647441Abstract: An embodiment includes a communication medium coupled to a plurality of the functional blocks in an integrated circuit. Three or more of the initiator functional blocks communicate with a target functional block by sending requests having an associated identifier to indicate a transaction stream that the request is part of. At least a first and a second of buffer are associated with the target functional block at an interface of the target functional block to the communication medium and receive requests having the associated identifiers from the three or more initiator functional blocks through a shared common connection point for the interface. The communication medium implements a mapping algorithm to map requests from a first initiator functional block as well as requests from a third initiator functional block to a first dedicated buffer based on the associated identifiers.Type: GrantFiled: July 26, 2007Date of Patent: January 12, 2010Assignee: Sonics, Inc.Inventors: Drew E. Wingard, Jay S. Tomlinson
-
Publication number: 20090235020Abstract: Various methods and apparatus are described for a memory scheduler. The memory scheduler couples to a target memory core that includes a bank of memories. The memory scheduler contains two or more configurable address tiling functions to transform an incoming address of data requested in a request to the target memory core to determine what physical addresses in the bank of memories will service the first request. The two or more configurable address tiling functions are programmable by a user to create two or more distinctly different memory regions in the target memory core. Each memory region has its own distinct tiling function based on configuration parameters 1) selected by the user and 2) stored in tiling registers in the memory scheduler. The multiple tiling functions are configured to operate concurrently in the integrated circuit.Type: ApplicationFiled: March 12, 2009Publication date: September 17, 2009Applicant: SONICS, INC.Inventors: Krishnan Srinivasan, Drew E. Wingard, Vida Vakilotojar, Chien-Chun Chou