Patents by Inventor Dror Lazar
Dror Lazar has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230367725Abstract: Techniques and mechanisms for determining a reference voltage which is to be provided with an integrated circuit (IC) die. In an embodiment, the IC die comprises a resistor, and a hardware interface which accommodates coupling of the IC die to a test unit. The test unit provides functionality to perform an evaluation of a resistance of the resistor, wherein said resistance is indicative of the respective resistances of one or more other resistors of the IC die. Based on the evaluation, the test unit provides to the IC die an indication of a scale factor, wherein the reference voltage is generated based on the scale factor. In another embodiment, the IC die further comprises an amplifier circuit which receives the reference voltage, wherein a variable resistance circuit of the IC die is configured based on an output of the amplifier circuit.Type: ApplicationFiled: May 12, 2022Publication date: November 16, 2023Applicant: Intel CorporationInventors: Vijayalakshmi Ramachandran, Mingming Xu, Dror Lazar
-
Patent number: 10944411Abstract: Described is an apparatus comprising a first circuitry, a second circuitry, a first capacitor array, and a second capacitor array. The first circuitry may have an oscillator. The first capacitor array may have a set of first capacitors to tune the oscillator. The second capacitor array may have a second capacitor to tune the oscillator. A capacitance of the second capacitor may be greater than an average capacitance of the first capacitors. The second circuitry may be operable to synchronously activate the second capacitor and deactivate a number N of the first capacitors, and to synchronously deactivate the second capacitor and activate the N first capacitors, based on a predetermined sequence.Type: GrantFiled: December 27, 2019Date of Patent: March 9, 2021Assignee: Intel CorporationInventors: Mark Elzinga, Youngmin Park, Michael Bichan, Michael W. Altmann, Noam Familia, Vadim Levin, Dror Lazar
-
Patent number: 10855305Abstract: A comparator is described. The comparator includes a differential pair having first and second transistors to respectively receive first and second input signals. The comparator also includes a current sink or source transistor coupled to respective source nodes of the first and second transistors. The current sink or source transistor is coupled to receive a fixed bias to keep the current sink transistor active so that large voltage changes on the source nodes is avoided. The comparator circuit includes a latch circuit coupled to respective drain nodes of the first and second transistors. The latch circuit is to reach a final state to present the comparator's output signal. The comparator includes a first switch circuit coupled between the first transistor's drain node and the latch circuit, and a second switch circuit coupled between the second transistor's drain node and the latch circuit.Type: GrantFiled: April 4, 2019Date of Patent: December 1, 2020Assignee: Intel CorporationInventors: Roee Eitan, Ahmad B. Khairi, Yosi Sanhedrai, Ram Livne, Ilya Kraimer, Hen Sallem, Idan Lotan, Ariel Cohen, Dror Lazar
-
Publication number: 20190238150Abstract: A comparator is described. The comparator includes a differential pair having first and second transistors to respectively receive first and second input signals. The comparator also includes a current sink or source transistor coupled to respective source nodes of the first and second transistors. The current sink or source transistor is coupled to receive a fixed bias to keep the current sink transistor active so that large voltage changes on the source nodes is avoided. The comparator circuit includes a latch circuit coupled to respective drain nodes of the first and second transistors. The latch circuit is to reach a final state to present the comparator's output signal. The comparator includes a first switch circuit coupled between the first transistor's drain node and the latch circuit, and a second switch circuit coupled between the second transistor's drain node and the latch circuit.Type: ApplicationFiled: April 4, 2019Publication date: August 1, 2019Inventors: Roee EITAN, Ahmad B. KHAIRI, Yosi SANHEDRAI, Ram LIVNE, Ilya KRAIMER, Hen SALLEM, Idan LOTAN, Ariel COHEN, Dror LAZAR
-
Patent number: 9973356Abstract: One embodiment provides an enhanced slicer. The enhanced slicer includes a first clocked comparator circuitry and a current path circuitry. The first clocked comparator circuitry includes a first comparator circuitry, a first latch circuitry, a first output node (Out_P) and a second output node (Out_N). The current path circuitry is coupled to the output nodes and a reference node. The current path circuitry is to enhance current flow between at least one of the output nodes and the reference node, in response to a clock signal.Type: GrantFiled: March 31, 2017Date of Patent: May 15, 2018Assignee: Intel CorporationInventors: Ram Livne, Ro'ee Eitan, Yoel Krupnik, Vladislav Tsirkin, Tomer Fael, Dror Lazar, Ariel Cohen, Alexander Pogrebinsky, Adee Ofir Ran
-
Patent number: 9568530Abstract: Embodiments of the present disclosure provide configurations for testing arrangements for testing multi-lane active cables. In one embodiment, a testing arrangement may comprise a testing module comprising a pattern generator to be coupled with an active cable having a plurality of lanes to generate a test pattern to be transmitted over the active cable, wherein the test pattern is to be transmitted at least over two or more lanes of the active cable that are concatenated, and a processing unit to be coupled with the active cable to process a result of the transmission of the test pattern over the active cable. The arrangement may further include a plurality of testing cables to concatenate two or more of the lanes of the active cable, to enable the transmission of the test pattern over the concatenated lanes of the active cable. Other embodiments may be described and/or claimed.Type: GrantFiled: October 29, 2014Date of Patent: February 14, 2017Assignee: INTEL CORPORATIONInventors: Ehud Udi Shoor, Dror Lazar, Adee O. Ran
-
Publication number: 20160124034Abstract: Embodiments of the present disclosure provide configurations for testing arrangements for testing multi-lane active cables. In one embodiment, a testing arrangement may comprise a testing module comprising a pattern generator to be coupled with an active cable having a plurality of lanes to generate a test pattern to be transmitted over the active cable, wherein the test pattern is to be transmitted at least over two or more lanes of the active cable that are concatenated, and a processing unit to be coupled with the active cable to process a result of the transmission of the test pattern over the active cable. The arrangement may further include a plurality of testing cables to concatenate two or more of the lanes of the active cable, to enable the transmission of the test pattern over the concatenated lanes of the active cable. Other embodiments may be described and/or claimed.Type: ApplicationFiled: October 29, 2014Publication date: May 5, 2016Inventors: Ehud Udi Shoor, Dror Lazar, Adee O. Ran
-
Patent number: 8989588Abstract: An optical transceiver includes an optical IC coupled to a processor IC. For transmit, the optical IC can be understood as a transmitter IC including a laser device or array. For receive, the optical IC can be understood as a receiver IC including a photodetector/photodiode device or array. For a transmitter IC, the processor IC includes a driver for a laser of the transmitter IC. The driver includes an equalizer that applies high frequency gain to a signal transmitted with the laser device. For a receiver IC, the processor IC includes a front end circuit to interface with a photodetector of the receiver IC. The front end circuit includes an equalizer that applies high frequency gain to a signal received by the receiver IC. The driver can be configurable to receive a laser having either orientation: ground termination or supply termination.Type: GrantFiled: January 22, 2013Date of Patent: March 24, 2015Assignee: Intel CorporationInventors: Gil Afriat, Lior Horwitz, Dror Lazar, Assaf Issachar, Alexander Pogrebinsky, Adee O. Ran, Ehud Shoor, Roi Bar, Rushdy A. Saba
-
Patent number: 8711018Abstract: In one embodiment, the present invention includes a de-serializer to receive serial data at a first rate and to output a parallel data frame corresponding to the serial data aligned to a frame alignment boundary in response to a phase control signal received from a feedback loop coupled between the de-serializer and a receiver logic coupled to an output of the de-serializer. Other embodiments are described and claimed.Type: GrantFiled: February 28, 2013Date of Patent: April 29, 2014Assignee: Intel CorporationInventors: Ehud Shoor, Dror Lazar, Assaf Benhamou
-
Publication number: 20130241751Abstract: In one embodiment, the present invention includes a de-serializer to receive serial data at a first rate and to output a parallel data frame corresponding to the serial data aligned to a frame alignment boundary in response to a phase control signal received from a feedback loop coupled between the de-serializer and a receiver logic coupled to an output of the de-serializer. Other embodiments are described and claimed.Type: ApplicationFiled: February 28, 2013Publication date: September 19, 2013Inventors: Ehud SHOOR, Dror LAZAR, Assaf BENHAMOU
-
Publication number: 20130188965Abstract: An optical transceiver includes an optical IC coupled to a processor IC. For transmit, the optical IC can be understood as a transmitter IC including a laser device or array. For receive, the optical IC can be understood as a receiver IC including a photodetector/photodiode device or array. For a transmitter IC, the processor IC includes a driver for a laser of the transmitter IC. The driver includes an equalizer that applies high frequency gain to a signal transmitted with the laser device. For a receiver IC, the processor IC includes a front end circuit to interface with a photodetector of the receiver IC. The front end circuit includes an equalizer that applies high frequency gain to a signal received by the receiver IC. The driver can be configurable to receive a laser having either orientation: ground termination or supply termination.Type: ApplicationFiled: January 22, 2013Publication date: July 25, 2013Inventors: Gil AFRIAT, Lior HORWITZ, Dror LAZAR, Assaf ISSACHAR, Alexander POGREBINSKY, Adee O. RAN, Ehud SHOOR, Roi BAR, Rushdy A. SABA
-
Publication number: 20130188963Abstract: An optical transceiver includes an optical receiver IC coupled to a processor IC. The processor IC includes an integrated optical receiver front end circuit, and includes an integrated inductor to control the LC frequency response of a signal from the optical receiver IC to the output of the front end circuit. The inductor is coupled in series between interface components of the processor IC and an input of the front end circuit. The inductor is configured to adjust an effective input reactance of the front end circuit, which operates to control the LC frequency response of a signal from the optical receiver IC to an output of the front end circuit.Type: ApplicationFiled: December 28, 2012Publication date: July 25, 2013Inventors: GIL AFRIAT, LIOR HORWITZ, DROR LAZAR, ASSAF ISSACHAR, ALEXANDER POGREBINSKY, ADEE O. RAN, EHUD SHOOR, ROI BAR, RUSHDY A. SABA
-
Patent number: 8405533Abstract: In one embodiment, the present invention includes a de-serializer to receive serial data at a first rate and to output a parallel data frame corresponding to the serial data aligned to a frame alignment boundary in response to a phase control signal received from a feedback loop coupled between the de-serializer and a receiver logic coupled to an output of the de-serializer. Other embodiments are described and claimed.Type: GrantFiled: December 15, 2010Date of Patent: March 26, 2013Assignee: Intel CorporationInventors: Ehud Shoor, Dror Lazar, Assaf Benhamou
-
Patent number: 8314724Abstract: In one embodiment, the present invention includes a de-serializer to receive serial data at a first rate and to output a parallel data frame corresponding to the serial data aligned to a frame alignment boundary in response to a phase control signal received from a feedback loop coupled between the de-serializer and a receiver logic coupled to an output of the de-serializer. Other embodiments are described and claimed.Type: GrantFiled: December 15, 2010Date of Patent: November 20, 2012Assignee: Intel CorporationInventors: Ehud Shoor, Dror Lazar, Assaf Benhamou
-
Publication number: 20120154185Abstract: In one embodiment, the present invention includes a de-serializer to receive serial data at a first rate and to output a parallel data frame corresponding to the serial data aligned to a frame alignment boundary in response to a phase control signal received from a feedback loop coupled between the de-serializer and a receiver logic coupled to an output of the de-serializer. Other embodiments are described and claimed.Type: ApplicationFiled: December 15, 2010Publication date: June 21, 2012Inventors: Ehud Shoor, Dror Lazar, Assaf Benhamou