Patents by Inventor Dudy David Avraham
Dudy David Avraham has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11755407Abstract: A data storage device includes a memory device and a controller coupled to the memory device. The controller is configured to create a dual parity matrix. The dual parity matrix includes a full parity form that includes a payload, a first parity portion, and a second parity portion and a reduced parity form that includes the payload and the first parity portion. The second parity portion is 0. The controller is further configured to create an incremental parity construction matrix. The incremental parity construction matrix includes two arrays. A first array includes a first payload portion, a first, first parity portion, and a first, second parity portion and a second array includes a second payload portion, a second, first parity portion, and a second, second parity portion. The incremental parity construction matrix is arranged in either a block triangular construction or a block diagonal construction.Type: GrantFiled: May 26, 2021Date of Patent: September 12, 2023Assignee: Western Digital Technologies, Inc.Inventors: Dudy David Avraham, Ran Zamir, Eran Sharon
-
Patent number: 11726911Abstract: The present disclosure generally relates to data storage devices, such as solid state drives (SSDs), and efficient data storage device operations related to power loss incidents. A controller of the data storage device is configured to periodically pre-encode data that is stored in random access memory (RAM), detect a power loss event, and program the data and parity data to non-volatile memory (NVM) in response to detecting the power loss event. Upon reaching a threshold size, the data in RAM may be pre-encoded and the pre-encoded data can be programmed to the RAM or the NVM. The parity data may be stored in one or more locations of the NVM. Upon detecting a power loss event, any data remaining in RAM that is not pre-encoded is encoded. The data and any parity data not yet programmed to the NVM are programmed to the NVM.Type: GrantFiled: February 25, 2021Date of Patent: August 15, 2023Assignee: Western Digital Technologies, Inc.Inventors: Dudy David Avraham, Ran Zamir
-
Patent number: 11727984Abstract: Data storage devices, such as solid state drives (SSDs), are disclosed. A read threshold calibration operation is utilized to generate a calibrated read threshold for one or more voltage states of a cell of a MLC memory. A single-level cell (SLC) read is then executed to sense the ratio of bit values at the read thresholds of the voltage states, where SLC read refers to reading at a single read threshold, rather than to the cell type. The sensing results in a binary page with certain statistics of 1's and 0's. The ratio of 1's (or 0's) in the binary page is used to determine a deviation from the expected ratio, where the deviation is used to adjust the calibrated read threshold to match the voltage states of the MLC memory.Type: GrantFiled: February 24, 2021Date of Patent: August 15, 2023Assignee: Western Digital Technologies, Inc.Inventors: Eran Sharon, Karin Inbar, Alexander Bazarsky, Dudy David Avraham, Rohit Sehgal, Gilad Koren
-
Patent number: 11640267Abstract: A data storage device includes a memory device including a plurality of endurance groups and a controller coupled to the memory device. The controller is configured to allocate tokens to the plurality of endurance groups, determine whether endurance group has sufficient tokens to perform an operation, and either deny the operation or approve the operation. The operation is selected from the group consisting of: garbage collection, relocation of data, and read scrubbing. Each operation has the same or different cost as another operation. The controller is further configured to set thresholds for each endurance group of the plurality of endurance groups and adjust a threshold for one or more endurance groups of the plurality of endurance groups. The controller is further configured to determine whether the operation will breach quality of service for other endurance groups.Type: GrantFiled: September 9, 2021Date of Patent: May 2, 2023Assignee: Western Digital Technologies, Inc.Inventors: Dudy David Avraham, Ran Zamir, Judah Gamliel Hahn
-
Publication number: 20230071705Abstract: A data storage device includes a memory device including a plurality of endurance groups and a controller coupled to the memory device. The controller is configured to allocate tokens to the plurality of endurance groups, determine whether endurance group has sufficient tokens to perform an operation, and either deny the operation or approve the operation. The operation is selected from the group consisting of: garbage collection, relocation of data, and read scrubbing. Each operation has the same or different cost as another operation. The controller is further configured to set thresholds for each endurance group of the plurality of endurance groups and adjust a threshold for one or more endurance groups of the plurality of endurance groups. The controller is further configured to determine whether the operation will breach quality of service for other endurance groups.Type: ApplicationFiled: September 9, 2021Publication date: March 9, 2023Inventors: Dudy David Avraham, Ran Zamir, Judah Gamliel Hahn
-
Patent number: 11556274Abstract: A data storage device includes a memory device having a plurality of endurance groups and a controller coupled to the memory device. The controller includes at least one decoder or at least one decoder group. The controller is configured to allocate a plurality of tokens to each endurance group of the plurality of endurance groups, receive a payment of tokens from an endurance group to access the at least one decoder or the at least one decoder group, and grant access to the at least one decoder or the at least one decoder group to the endurance group based on the payment of tokens. Each decoder or each decoder group is associated with the same or different payment of tokens and each endurance group has a maximum capacity of tokens.Type: GrantFiled: September 1, 2021Date of Patent: January 17, 2023Assignee: Western Digital Technologies, Inc.Inventors: Dudy David Avraham, Ran Zamir, Judah Gamliel Hahn
-
Patent number: 11528038Abstract: A method and apparatus for content aware decoding utilizes a pool of decoders shared data statistics. Each decoder generates statistical data of content it decodes and provides these statistics to a joint statistics pool. As codewords arrive at the decoder pool, the joint statistics are utilized to estimate or predict any corrupted or missing bit values. Codewords may be assigned to a specific decoder, such as a tier 1 decoder, a tier 2 decoder, or a tier 3 decoder, based on a syndrome weight or a bit error rate. The assigned decoder updates the joint statistics pool after processing the codeword. In some embodiments, each decoder may additionally maintain local statistics regarding codewords, and use the local statistics when there is a statistically significant mismatch between the local statistics and the joint statistics pool.Type: GrantFiled: March 24, 2021Date of Patent: December 13, 2022Assignee: Western Digital Technologies, Inc.Inventors: Dudy David Avraham, Ran Zamir, Omer Fainzilber
-
Publication number: 20220382625Abstract: A data storage device includes a memory device and a controller coupled to the memory device. The controller is configured to receive a read command form a host device, collect environment data of the memory device, decode data associated with the read command, determine a bit error rate (BER) of the decoded data, compare the BER to a threshold, and determine whether the data associated with the read command is to be relocated. The environment data includes temperature, number of program/erase cycles, amount of grown defects, number of past relocations and time since last data relocation. The controller is further configured to dynamically adjust the threshold based on the collected environment data and an amount of time that has passed since a last relocation of the read command data.Type: ApplicationFiled: May 27, 2021Publication date: December 1, 2022Inventors: Evgeny MEKHANIK, Dudy David AVRAHAM, Alexander BAZARSKY
-
Publication number: 20220385303Abstract: A data storage device includes a memory device and a controller coupled to the memory device. The controller is configured to create a dual parity matrix. The dual parity matrix includes a full parity form that includes a payload, a first parity portion, and a second parity portion and a reduced parity form that includes the payload and the first parity portion. The second parity portion is 0. The controller is further configured to create an incremental parity construction matrix. The incremental parity construction matrix includes two arrays. A first array includes a first payload portion, a first, first parity portion, and a first, second parity portion and a second array includes a second payload portion, a second, first parity portion, and a second, second parity portion. The incremental parity construction matrix is arranged in either a block triangular construction or a block diagonal construction.Type: ApplicationFiled: May 26, 2021Publication date: December 1, 2022Inventors: Dudy David AVRAHAM, Ran ZAMIR, Eran SHARON
-
Patent number: 11513890Abstract: A data storage device includes a memory device and a controller coupled to the memory device. The controller is configured to receive a read command form a host device, collect environment data of the memory device, decode data associated with the read command, determine a bit error rate (BER) of the decoded data, compare the BER to a threshold, and determine whether the data associated with the read command is to be relocated. The environment data includes temperature, number of program/erase cycles, amount of grown defects, number of past relocations and time since last data relocation. The controller is further configured to dynamically adjust the threshold based on the collected environment data and an amount of time that has passed since a last relocation of the read command data.Type: GrantFiled: May 27, 2021Date of Patent: November 29, 2022Assignee: Western Digital Technologies, Inc.Inventors: Evgeny Mekhanik, Dudy David Avraham, Alexander Bazarsky
-
Publication number: 20220237118Abstract: The present disclosure generally relates to data storage devices, such as solid state drives (SSDs), and efficient data storage device operations related to power loss incidents. A controller of the data storage device is configured to periodically pre-encode data that is stored in random access memory (RAM), detect a power loss event, and program the data and parity data to non-volatile memory (NVM) in response to detecting the power loss event. Upon reaching a threshold size, the data in RAM may be pre-encoded and the pre-encoded data can be programmed to the RAM or the NVM. The parity data may be stored in one or more locations of the NVM. Upon detecting a power loss event, any data remaining in RAM that is not pre-encoded is encoded. The data and any parity data not yet programmed to the NVM are programmed to the NVM.Type: ApplicationFiled: February 25, 2021Publication date: July 28, 2022Inventors: Dudy David AVRAHAM, Ran ZAMIR
-
Publication number: 20220199156Abstract: The present disclosure generally relates to data storage devices, such as solid state drives (SSDs). A read threshold calibration operation is utilized to generate a calibrated read threshold for one or more voltage states of a cell of a MLC memory. A single-level cell (SLC) read is then executed to sense the ratio of bit values at the read thresholds of the voltage states, where SLC read refers to reading at a single read threshold, rather than to the cell type. The sensing results in a binary page with certain statistics of 1's and 0's. The ratio of 1's (or 0's) in the binary page is used to determine a deviation from the expected ratio, where the deviation is used to adjust the calibrated read threshold to match the voltage states of the MLC memory.Type: ApplicationFiled: February 24, 2021Publication date: June 23, 2022Inventors: Eran SHARON, Karin INBAR, Alexander BAZARSKY, Dudy David AVRAHAM, Rohit SEHGAL, Gilad KOREN
-
Publication number: 20220149870Abstract: A method and apparatus for content aware decoding utilizes a pool of decoders shared data statistics. Each decoder generates statistical data of content it decodes and provides these statistics to a joint statistics pool. As codewords arrive at the decoder pool, the joint statistics are utilized to estimate or predict any corrupted or missing bit values. Codewords may be assigned to a specific decoder, such as a tier 1 decoder, a tier 2 decoder, or a tier 3 decoder, based on a syndrome weight or a bit error rate. The assigned decoder updates the joint statistics pool after processing the codeword. In some embodiments, each decoder may additionally maintain local statistics regarding codewords, and use the local statistics when there is a statistically significant mismatch between the local statistics and the joint statistics pool.Type: ApplicationFiled: March 24, 2021Publication date: May 12, 2022Inventors: Dudy David AVRAHAM, Ran ZAMIR, Omer FAINZILBER
-
Patent number: 11258465Abstract: A method and apparatus for obtaining data from a memory, estimating a probability of data values of the obtained data based on at least one of a source log-likelihood ratio and a channel log-likelihood ratio, wherein each bit in the obtained data has an associated log-likelihood ratio, determining at least one data pattern parameter for the data and performing a decoding process using the at least one data pattern parameters to determine a decoded data set.Type: GrantFiled: July 16, 2020Date of Patent: February 22, 2022Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Dudy David Avraham, Eran Sharon, Omer Fainzilber, Alexander Bazarsky, Stella Achtenberg
-
Patent number: 11251814Abstract: A method and apparatus for obtaining data from a memory, estimating a probability of data values of the obtained data based on at least one of a source log-likelihood ratio and a channel log-likelihood ratio, wherein each bit in the obtained data has an associated log-likelihood ratio, determining at least one data pattern parameter for the data and performing a decoding process using the at least one data pattern parameters to determine a decoded data set.Type: GrantFiled: July 16, 2020Date of Patent: February 15, 2022Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Dudy David Avraham, Eran Sharon, Omer Fainzilber, Alexander Bazarsky, Stella Achtenberg
-
Patent number: 11177012Abstract: A method and apparatus for a CTC data copy operation, in that modification, and subsequent encoding only affects a small portion of metadata associated with copied data. By modifying and re-encoding only this small portion of metadata, a small portion of the parity data for the copied data requires updating. In embodiments where there are no errors in the read data to be copied (e.g., from an SLC portion of a NAND), decoding, modification, and encoding, may be done in parallel. Because such a small number of metadata bits are modified, in some embodiments, all possible codewords for the parity bits may be predetermined and combined (e.g., by XOR) to update the metadata parity bits.Type: GrantFiled: June 24, 2020Date of Patent: November 16, 2021Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Dudy David Avraham, Ran Zamir
-
Patent number: 10979072Abstract: A method for punctured bit estimation includes receiving a punctured codeword. The method further includes generating a reconstructed codeword using the punctured codeword and at least one punctured bit having a default logic value. The method further includes generating a syndrome vector for the reconstructed codeword. The method further includes determining, using the syndrome vector, a number of unsatisfied parity-checks for the at least one punctured bit. The method further includes determining, for the at least one punctured bit, a bit value using, at least, the number of unsatisfied parity-checks associated with the at least one punctured bit.Type: GrantFiled: March 19, 2019Date of Patent: April 13, 2021Assignee: Western Digital Technologies, Inc.Inventors: Ran Zamir, Eran Sharon, Idan Goldenberg, Dudy David Avraham
-
Patent number: 10911069Abstract: Disclosed herein are memory devices, systems, and methods of content-aware decoding of encoded data. In one aspect, an encoded data chunk is received and one or more characteristics, such as source statistics, are determined. A similar data chunk (that may, e.g., contain data of a similar type) with comparable statistics may be sought. The similar data chunk may, for example, have source statistics that are positively correlated to the source statistics of the encoded data chunk to be decoded. Decoder parameters for the encoded data may be set to correspond with decoder parameters suited to the similar data chunk. The encoded data chunk is decoded using the new decoder parameters. Decoding encoded data based on content can enhance performance, reducing decoding latency and/or power consumption.Type: GrantFiled: January 22, 2019Date of Patent: February 2, 2021Assignee: Western Digital Technologies, Inc.Inventors: Stella Achtenberg, Omer Fainzilber, Dudy David Avraham
-
Patent number: 10862512Abstract: A storage device may include a decoder configured to connect bits to a content node based on content-aware decoding process. The content-aware decoding process may be dynamic and determine connection structures of bits and content nodes based on patterns in data. In some cases, the decoder may connect non-adjacent bits to a content node based on a content-aware decoding process. In other cases, the decoder may connect a first number of bits to a first content node and a second number of bits to a second content node. In such cases, the first number of bits and the second number of bits are a different number.Type: GrantFiled: June 25, 2019Date of Patent: December 8, 2020Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Dudy David Avraham, Eran Sharon, Omer Fainzilber, Ran Zamir, Stella Achtenberg
-
Publication number: 20200382144Abstract: A method and apparatus for obtaining data from a memory, estimating a probability of data values of the obtained data based on at least one of a source log-likelihood ratio and a channel log-likelihood ratio, wherein each bit in the obtained data has an associated log-likelihood ratio, determining at least one data pattern parameter for the data and performing a decoding process using the at least one data pattern parameters to determine a decoded data set.Type: ApplicationFiled: July 16, 2020Publication date: December 3, 2020Inventors: Dudy David AVRAHAM, Eran SHARON, Omer FAINZILBER, Alexander BAZARSKY, Stella ACHTENBERG