Patents by Inventor Dwight Oda
Dwight Oda has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8094590Abstract: A cross link multiplexer bus comprising a plurality of cross link multiplexers and a plurality of interconnects. The plurality of cross link multiplexers has a destination port configured to receive a signal and an origin port configured to produce the signal. The plurality of interconnects has a set of interconnects coupled between a pair of adjacent cross link multiplexers. Preferably, the destination port is in a first cross link multiplexer, the origin port is in a second cross link multiplexer, and the first cross link multiplexer is configured to convey the signal toward the second cross link multiplexer in more than one direction. In an embodiment, the signal is capable of being represented as a series of characters, and a character is capable of being represented as a number of bits. Preferably, the plurality of cross link multiplexers includes a delay buffer to delay conveyance of a first bit so that it remains substantially synchronized with a second bit.Type: GrantFiled: October 17, 2008Date of Patent: January 10, 2012Assignee: Broadcom CorporationInventors: Abbas Amirichimeh, Howard Baumer, Dwight Oda
-
Patent number: 7924165Abstract: An Electronic Shark Deterrent provides protection from, and for, sharks and other aquatic creatures. Compact low power circuitry generates high voltage periodic pulse train bursts, disturbing the electroreceptors of the aquatic Elasmobranchi subclass. A train of thirty 33 us 250 Volt (V) electric pulses lasting one second is produced every six seconds. The device is fully portable, requiring no bulky activity impeding buoys, cords, or external power supplies. Advanced circuitry is compact enough to be worn on a watch sized band or attached to garments and recreation or safety equipment. The deterrent can be used in a fixed configuration to protect fish farms and vacation resort swimming areas. It can be affixed to offshore oil rigs and research stations to protect workers. The Electronic Shark Deterrent is compact and portable enough to be used on longlines, trawls and gillnets to reduce the numbers of endangered aquatic creatures unnecessarily destroyed as bycatch.Type: GrantFiled: September 25, 2008Date of Patent: April 12, 2011Assignee: ZTOA Innovations, LLCInventors: Wilson Vinano, Jr., Calvin Maeda, Gary Maeda, Dwight Oda
-
Publication number: 20100071631Abstract: An Electronic Shark Deterrent provides protection from, and for, sharks and other aquatic creatures. Compact low power circuitry generates high voltage periodic pulse train bursts, disturbing the electroreceptors of the aquatic Elasmobranchi subclass. A train of thirty 33 us 250 Volt (V) electric pulses lasting one second is produced every six seconds. The device is fully portable, requiring no bulky activity impeding buoys, cords, or external power supplies. Advanced circuitry is compact enough to be worn on a watch sized band or attached to garments and recreation or safety equipment. The deterrent can be used in a fixed configuration to protect fish farms and vacation resort swimming areas. It can be affixed to offshore oil rigs and research stations to protect workers. The Electronic Shark Deterrent is compact and portable enough to be used on longlines, trawls and gillnets to reduce the numbers of endangered aquatic creatures unnecessarily destroyed as bycatch.Type: ApplicationFiled: September 25, 2008Publication date: March 25, 2010Inventors: Wilson Vinano, JR., Calvin Maeda, Gary Maeda, Dwight Oda
-
Publication number: 20090041060Abstract: A cross link multiplexer bus comprising a plurality of cross link multiplexers and a plurality of interconnects. The plurality of cross link multiplexers has a destination port configured to receive a signal and an origin port configured to produce the signal. The plurality of interconnects has a set of interconnects coupled between a pair of adjacent cross link multiplexers. Preferably, the destination port is in a first cross link multiplexer, the origin port is in a second cross link multiplexer, and the first cross link multiplexer is configured to convey the signal toward the second cross link multiplexer in more than one direction. In an embodiment, the signal is capable of being represented as a series of characters, and a character is capable of being represented as a number of bits. Preferably, the plurality of cross link multiplexers includes a delay buffer to delay conveyance of a first bit so that it remains substantially synchronized with a second bit.Type: ApplicationFiled: October 17, 2008Publication date: February 12, 2009Applicant: Broadcom CorporationInventors: Abbas AMIRICHIMEH, Howard BAUMER, Dwight ODA
-
Patent number: 7450530Abstract: A cross link multiplexer bus comprising a plurality of cross link multiplexers and a plurality of interconnects. The plurality of cross link multiplexers has a destination port configured to receive a signal and an origin port configured to produce said signal. The plurality of interconnects has a set of interconnects coupled between a pair of adjacent cross link multiplexers. The signal is capable of being represented as a series of characters. A character is capable of being represented as a first data bit, a second data bit, and a control bit. A first interconnect is configured to convey the first data bit. A second interconnect is configured to convey the second data bit. A third interconnect is configured to convey the control bit. The third interconnect is positioned substantially between the first interconnect and the second interconnect.Type: GrantFiled: October 29, 2003Date of Patent: November 11, 2008Assignee: Broadcom CorporationInventors: Abbas Amirichimeh, Howard Baumer, Dwight Oda
-
Patent number: 7450529Abstract: A cross link multiplexer bus comprising a plurality of cross link multiplexers and a plurality of interconnects. The plurality of cross link multiplexers has a destination port configured to receive a signal and an origin port configured to produce the signal. The plurality of interconnects has a set of interconnects coupled between a pair of adjacent cross link multiplexers. Preferably, the destination port is in a first cross link multiplexer, the origin port is in a second cross link multiplexer, and the first cross link multiplexer is configured to convey the signal toward the second cross link multiplexer in more than one direction. In an embodiment, the signal is capable of being represented as a series of characters, and a character is capable of being represented as a number of bits. Preferably, the plurality of cross link multiplexers includes a delay buffer to delay conveyance of a first bit so that it remains substantially synchronized with a second bit.Type: GrantFiled: October 29, 2003Date of Patent: November 11, 2008Assignee: Broadcom CorporationInventors: Abbas Amirichimeh, Howard Baumer, Dwight Oda
-
Publication number: 20040141531Abstract: A cross link multiplexer bus comprising a plurality of cross link multiplexers and a plurality of interconnects. The plurality of cross link multiplexers has a destination port configured to receive a signal and an origin port configured to produce the signal. The plurality of interconnects has a set of interconnects coupled between a pair of adjacent cross link multiplexers. Preferably, the destination port is in a first cross link multiplexer, the origin port is in a second cross link multiplexer, and the first cross link multiplexer is configured to convey the signal toward the second cross link multiplexer in more than one direction. In an embodiment, the signal is capable of being represented as a series of characters, and a character is capable of being represented as a number of bits. Preferably, the plurality of cross link multiplexers includes a delay buffer to delay conveyance of a first bit so that it remains substantially synchronized with a second bit.Type: ApplicationFiled: October 29, 2003Publication date: July 22, 2004Inventors: Abbas Amirichimeh, Howard Baumer, Dwight Oda
-
Publication number: 20040141497Abstract: A cross link multiplexer bus comprising a plurality of cross link multiplexers and a plurality of interconnects. The plurality of cross link multiplexers has a destination port configured to receive a signal and an origin port configured to produce said signal. The plurality of interconnects has a set of interconnects coupled between a pair of adjacent cross link multiplexers. The signal is capable of being represented as a series of characters. A character is capable of being represented as a first data bit, a second data bit, and a control bit. A first interconnect is configured to convey the first data bit. A second interconnect is configured to convey the second data bit. A third interconnect is configured to convey the control bit. The third interconnect is positioned substantially between the first interconnect and the second interconnect.Type: ApplicationFiled: October 29, 2003Publication date: July 22, 2004Inventors: Abbas Amirichimeh, Howard Baumer, Dwight Oda