Patents by Inventor Edmond John Simon Ashfield
Edmond John Simon Ashfield has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8604831Abstract: An integrated circuit 2 comprises a functional circuit 4, 6 which is arranged to operate in response to an operational clock signal having an operational clock frequency. To conserve power, the clock signal is distributed across the integrated circuit 2 at a distribution clock frequency which is less than the operational clock frequency. A clock converter 10 is provided to convert the distribution clock signal into the operational clock signal for controlling operation of the functional circuit 4, 6.Type: GrantFiled: September 23, 2011Date of Patent: December 10, 2013Assignee: CambridgeInventors: James Edward Myers, Edmond John Simon Ashfield
-
Patent number: 8589927Abstract: A trace module generates timestamps while tracing characteristics of a data processing apparatus or processing is performed by the data processing apparatus. When a predetermined event occurs, a timestamp request flag is set to indicate that a timestamp request is pending. Upon generation of a following trace packet, it is determined whether the timestamp request flag indicates that a timestamp request is pending, and if a request is pending then a timestamp is generated corresponding to the following trace packet, and the timestamp request flag is set to indicate that there is no pending timestamp request.Type: GrantFiled: February 14, 2011Date of Patent: November 19, 2013Assignee: ARM LimitedInventors: Michael John Williams, John Michael Horley, Edmond John Simon Ashfield
-
Patent number: 8417923Abstract: A data processing apparatus is disclosed including trace logic for monitoring behavior of a portion of said data processing apparatus and prediction logic for providing at least one prediction as to at least one step of the behavior of the portion of the data processing apparatus. The trace logic monitors behavior of the portion of the data processing apparatus, determines from the monitored behavior whether the at least one prediction is correct, and outputs a prediction indicator indicating whether the at least one prediction is correct.Type: GrantFiled: June 1, 2010Date of Patent: April 9, 2013Assignee: ARM LimitedInventors: Michael John Williams, John Michael Horley, Edmond John Simon Ashfield
-
Patent number: 8275579Abstract: An integrated circuit 300 includes a functional circuit 310 and a diagnostic circuit 330. The integrated circuit includes a signal interface controller 320 operable to monitor a signal associated with at least one of the functional circuit and the diagnostic circuit to control selective communication of a diagnostic signal and a functional signal for communication across a signal interface in dependence upon the monitored signal. A further integrated circuit has a signal interface providing a communication path and communicates a functional signal having at least one multi-bit value in which at least one bit is replaced by data of a diagnostic signal.Type: GrantFiled: June 14, 2011Date of Patent: September 25, 2012Assignee: ARM LimitedInventors: Ashley Miles Stevens, Sheldon James Woodhouse, Daren Croxford, Edmond John Simon Ashfield
-
Publication number: 20120139590Abstract: An integrated circuit 2 comprises a functional circuit 4, 6 which is arranged to operate in response to an operational clock signal having an operational clock frequency. To conserve power, the clock signal is distributed across the integrated circuit 2 at a distribution clock frequency which is less than the operational clock frequency. A clock converter 10 is provided to convert the distribution clock signal into the operational clock signal for controlling operation of the functional circuit 4, 6.Type: ApplicationFiled: September 23, 2011Publication date: June 7, 2012Inventors: James Edward Myers, Edmond John Simon Ashfield
-
Patent number: 8112560Abstract: A direct memory access controller for controlling data transfer between a plurality of data sources and a plurality of data destinations is disclosed. The plurality of data sources and data destinations communicate with the direct memory access controller via a plurality of channels, the direct memory access controller further communicates with a memory and a processor. The memory stores two sets of control data for each of the plurality of channels and for the processor. The direct memory access controller is responsive to a data transfer request received from one of said plurality of channels or from said processor to access one set of said corresponding control data stored in said memory, said direct memory access performing at least a portion of said data transfer requested in dependence upon said accessed control data.Type: GrantFiled: August 24, 2010Date of Patent: February 7, 2012Assignee: ARM LimitedInventors: Paul Kimelman, Edmond John Simon Ashfield, Steven Richard Mellor, Ian Field
-
Publication number: 20110288809Abstract: An integrated circuit 300 includes a functional circuit 310 and a diagnostic circuit 330. The integrated circuit includes a signal interface controller 320 operable to monitor a signal associated with at least one of the functional circuit and the diagnostic circuit to control selective communication of a diagnostic signal and a functional signal for communication across a signal interface in dependence upon the monitored signal. A further integrated circuit has a signal interface providing a communication path and communicates a functional signal having at least one multi-bit value in which at least one bit is replaced by data of a diagnostic signal.Type: ApplicationFiled: June 14, 2011Publication date: November 24, 2011Applicant: ARM LimitedInventors: Ashley Miles Stevens, Sheldon James Woodhouse, Daren Croxford, Edmond John Simon Ashfield
-
Patent number: 8036854Abstract: An integrated circuit 300 includes a functional circuit 310 and a diagnostic circuit 330. The integrated circuit includes a signal interface controller 320 operable to monitor a signal associated with at least one of the functional circuit and the diagnostic circuit to control selective communication of a diagnostic signal and a functional signal for communication across a signal interface in dependence upon the monitored signal. A further integrated circuit has a signal interface providing a communication path and communicates a functional signal having at least one multi-bit value in which at least one bit is replaced by data of a diagnostic signal.Type: GrantFiled: November 20, 2007Date of Patent: October 11, 2011Assignee: ARM LimitedInventors: Ashley Miles Stevens, Sheldon James Woodhouse, Daren Croxford, Edmond John Simon Ashfield
-
Patent number: 8037363Abstract: A data processing apparatus and method for generating trace elements is provided. The data processing apparatus comprises a device for performing a sequence of operations including memory operations on data values having associated data addresses. For at least some of the memory operations the data address is determined relative to an architectural state value of an item of architectural state of the device. Trace logic is provided for receiving indications of the sequence of operations being performed by the device, and for generating from the indications a stream of trace elements. When for a memory operation the data address is determined to have been determined relative to an architectural state value of the item of the architectural state, the trace logic is operable dependent on that item of architectural state to omit at least one of a data address indication and a data value indication from the stream of trace elements generated in respect of that memory operation.Type: GrantFiled: December 29, 2008Date of Patent: October 11, 2011Assignee: ARM LimitedInventors: Michael John Williams, Edmond John Simon Ashfield, John Michael Horley
-
Publication number: 20110219376Abstract: The present invention relates to the field of data processing, in particular, a method, apparatus 1 and trace module 12 for generating timestamps while tracing characteristics of a data processing apparatus or processing being performed by the data processing apparatus. When a predetermined event occurs, a timestamp request flag 18 is set to indicate that a timestamp request is pending. Upon generation of a following trace packet, it is determined whether the timestamp request flag indicates that a timestamp request is pending, and if a request is pending then a timestamp is generated corresponding to the following trace packet, and the timestamp request flag is set to indicate that there is no pending timestamp request.Type: ApplicationFiled: February 14, 2011Publication date: September 8, 2011Applicant: ARM LIMITEDInventors: Michael John Williams, John Michael Hallman, Edmond John Simon Ashfield
-
Patent number: 8001428Abstract: A data processing apparatus is provided with packing circuitry 130 arranged to receive said source data elements from said trace data receiver and applies a packing protocol to said source data elements to pack data of source data elements of a source trace stream into a packed trace data stream for supply to trace accepting circuitry in a format comprising acceptance data elements. The acceptance data elements have a bit-length that is not a factor of the source data element bit-length. In some arrangements the source data elements are non byte-sized data elements. In alternative arrangements, the packing circuitry packs a first positive integer number of source data elements into a data chunk comprising a second, different positive integer number of acceptance data elements.Type: GrantFiled: October 27, 2008Date of Patent: August 16, 2011Assignee: ARM LimitedInventors: Edmond John Simon Ashfield, Andrew Brookfield Swaine
-
Patent number: 7949914Abstract: A system is described having a JTAG diagnostic unit and a serial wire diagnostic unit. A watcher unit is connected to a data connection shared between the diagnostic units. Special patterns detected upon the shared data connection serve to switch between diagnostic modes with respective ones of the diagnostic units becoming active.Type: GrantFiled: January 29, 2010Date of Patent: May 24, 2011Assignee: ARM LimitedInventors: Peter Logan Harrod, Edmond John Simon Ashfield, Thomas Sean Houlihane, Paul Kimelman, Simon John Craske, Michael John Williams
-
Patent number: 7873757Abstract: A direct memory access controller for controlling data transfer between a plurality of data sources and a plurality of data destinations is disclosed. The plurality of data sources and data destinations communicate with the direct memory access controller via a plurality of channels, the direct memory access controller further communicates with a memory and a processor. The memory stores two sets of control data for each of the plurality of channels and for the processor. The direct memory access controller is responsive to a data transfer request received from one of said plurality of channels or from said processor to access one set of said corresponding control data stored in said memory, said direct memory access performing at least a portion of said data transfer requested in dependence upon said accessed control data.Type: GrantFiled: February 16, 2007Date of Patent: January 18, 2011Assignee: ARM LimitedInventors: Paul Kimelman, Edmond John Simon Ashfield, Steven Richard Mellor, Ian Field
-
Patent number: 7866560Abstract: Within an integrated circuit (2) independently controllable domains (4, 6, 8, 10, 5 12, 14) may be unable to complete pending transactions taking place between domains. Each domain is provided with a state machine (20, 22) which is responsive to the state of the state machine within the other domain and when this indicates that the other domain is not communicating triggers modified behavior. This can provide that the predetermined transaction protocol is not broken and/or complete a partially completed transaction when the domain concerned has recovered from an error or other event which disrupted the communication.Type: GrantFiled: January 4, 2007Date of Patent: January 11, 2011Assignee: ARM LimitedInventors: Sheldon James Woodhouse, Richard Roy Grisenthwaite, Daryl Wayne Bradley, Edmond John Simon Ashfield
-
Publication number: 20100325317Abstract: A direct memory access controller for controlling data transfer between a plurality of data sources and a plurality of data destinations is disclosed. The plurality of data sources and data destinations communicate with the direct memory access controller via a plurality of channels, the direct memory access controller further communicates with a memory and a processor. The memory stores two sets of control data for each of the plurality of channels and for the processor. The direct memory access controller is responsive to a data transfer request received from one of said plurality of channels or from said processor to access one set of said corresponding control data stored in said memory, said direct memory access performing at least a portion of said data transfer requested in dependence upon said accessed control data.Type: ApplicationFiled: August 24, 2010Publication date: December 23, 2010Applicant: ARM LimitedInventors: Paul Kimelman, Edmond John Simon Ashfield, Steven Richard Mellor, Ian Field
-
Publication number: 20100299562Abstract: A data processing apparatus is disclosed including trace logic for monitoring behaviour of a portion of said data processing apparatus and prediction logic for providing at least one prediction as to at least one step of the behavior of the portion of the data processing apparatus. The trace logic monitors behavior of the portion of the data processing apparatus, determines from the monitored behaviour whether the at least one prediction is correct, and outputs a prediction indicator indicating whether the at least one prediction is correct.Type: ApplicationFiled: June 1, 2010Publication date: November 25, 2010Applicant: ARM LimitedInventors: Michael John Williams, John Michael Horley, Edmond John Simon Ashfield
-
Patent number: 7823019Abstract: An apparatus for processing data includes diagnostic mechanisms for providing watch point and breakpoint functionality. Semaphores are associated with the watch points and are provided with hardware support within the diagnostic circuitry serving to monitor whether or not accesses to watch point data is being made in accordance with the permissions set up and noted in the semaphore data.Type: GrantFiled: May 8, 2008Date of Patent: October 26, 2010Assignee: ARM LimitedInventors: Frederic Claude Marie Piry, Lionel Edouar Arthur Ostric, Edmond John Simon Ashfield
-
Publication number: 20100223518Abstract: A system is described having a JTAG diagnostic unit and a serial wire diagnostic unit. A watcher unit is connected to a data connection shared between the diagnostic units. Special patterns detected upon the shared data connection serve to switch between diagnostic modes with respective ones of the diagnostic units becoming active.Type: ApplicationFiled: January 29, 2010Publication date: September 2, 2010Inventors: Peter Logan Harrod, Edmond John Simon Ashfield, Thomas Sean Houlihane, Paul Kimelman, Simon John Craske, Michael John Williams
-
Patent number: 7752425Abstract: A data processing apparatus is disclosed comprising: trace logic for monitoring behavior of a portion of said data processing apparatus; and prediction logic operable to provide at least one prediction as to at least one step of said behavior of said portion of said data processing apparatus; wherein said trace logic is operable to: monitor behavior of said portion of said data processing apparatus; determine from said monitored behavior whether or not said at least one prediction is correct; and output a prediction indicator indicating whether or not said at least one prediction is correct.Type: GrantFiled: May 30, 2006Date of Patent: July 6, 2010Assignee: ARM LimitedInventors: Michael John Williams, John Michael Horley, Edmond John Simon Ashfield
-
Patent number: 7743294Abstract: A system is described having a JTAG diagnostic unit and a serial wire diagnostic unit. A watcher unit is connected to a data connection shared between the diagnostic units. Special patterns detected upon the shared data connection serve to switch between diagnostic modes with respective ones of the diagnostic units becoming active.Type: GrantFiled: November 20, 2006Date of Patent: June 22, 2010Assignee: ARM LimitedInventors: Peter Logan Harrod, Edmond John Simon Ashfield, Thomas Sean Houlihane, Paul Kimelman, Simon John Craske, Michael John Williams