Patents by Inventor Edward Baxter Eichelberger
Edward Baxter Eichelberger has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5852367Abstract: A level shifting circuit operating at low power with minimal signal delays. The circuit employs high capacitance diodes to shift signals from a first signal level to a second higher or lower signal level. The capacitance is obtained by either providing a discrete capacitor shunt across the diode or by using diode connected transistors. Diode connected transistors are biased to provide the necessary capacitance. A pair of high capacitance diode level shifters is used as a differential pair level shifter by connecting the reference resistors to a common reference potential.Type: GrantFiled: September 1, 1992Date of Patent: December 22, 1998Assignee: International Business Machines CorporationInventors: David William Boerstler, Edward Baxter Eichelberger, Gary Thomas Hendrickson, Charles Barry Winn
-
Patent number: 4074851Abstract: Level sensitive testing is performed on a generalized and modular logic with embedded array system that is utilized as an arithmetic/logical unit in a digital computer. Each arithmetic/logical unit of a computer is formed of arrangements of combinational logic networks, arrays and storage circuitry. The storage circuitry has the capability for performing scan-in/scan-out operations independently of the system input/output and controls. Using the scan capability, the method of the invention provides for the state of the storage circuitry to be preconditioned and independent of its prior history. Test patterns from an automatic test generator are cycled through the networks of combinational logic and arrays and their respective associated storage circuitry for removal through the scan arrangement to determine their fault status.Type: GrantFiled: June 30, 1976Date of Patent: February 21, 1978Assignee: International Business Machines CorporationInventors: Edward Baxter Eichelberger, Eugen Igor Muehldorf, Ronald Gene Walther, Thomas Walter Williams
-
Patent number: 4071902Abstract: The disclosure relates to LSSD systems for use in digital computers and the like. More particularly, to an organization of logic in such systems to render the clock networks testable with minimal overhead. The advantages of the practice of the invention are particularly apparent and enhanced when the invention is employed in a Level Sensitive Scan Design (LSSD) System generally of the type disclosed in U.S. Pat. No. 3,783,254 and U.S. patent application Ser. No. 701,052, filed June 30, 1976.Type: GrantFiled: June 30, 1976Date of Patent: January 31, 1978Assignee: International Business Machines CorporationInventors: Edward Baxter Eichelberger, Thomas Walter Williams
-
Patent number: 4063080Abstract: Propagation delay testing is performed on a generalized and modular logic system that contains embedded arrays and can be used as arithmetic/logical/control unit in a digital computer or data processing system. Each such unit can be composed of combinatorial logic and storage circuitry. The storage circuitry may be of two types, randomly arranged latches, or arrays of storage cells. In the organization presented here the latches are arranged such that they have the capability of performing scan-in/scan-out operations independently of system control. Using this scan capability, the method of the invention provides for the state of the storage latches to be preconditioned and independent of prior circuit history. Selected propagation paths are sensitized by patterns from an automated test generator or designer supplied patterns.Type: GrantFiled: June 30, 1976Date of Patent: December 13, 1977Assignee: International Business Machines CorporationInventors: Edward Baxter Eichelberger, Eugene Igor Muehldorf, Ronald Gene Walther, Thomas Walter Williams
-
Patent number: 4063078Abstract: Disclosed is an improved clock generation network. The improved clock generation network is particularly adapted to, and has particular utility when employed in a Level Sensitive Logic System generally of the type disclosed in U.S. Pat. No. 3,783,254, of common assignee.The disclosed clock generation network also has particular utility in a Level Sensitive Embedded Array Logic System of the type disclosed in U.S. patent application Ser. No. 701,052, filed June 30, 1976, by Messrs. E. B. Eichelberger, E. I. Muehldorf, R. G. Walther and T. W. Williams and of common assignee.Type: GrantFiled: June 30, 1976Date of Patent: December 13, 1977Assignee: International Business Machines CorporationInventors: Sumit Das Gupta, Edward Baxter Eichelberger
-
Patent number: 4051352Abstract: A generalized and modular logic system is described for all arithmetic/logical units and their associated control storage and any other arrays. The logic system is partitioned into sections formed of combinational logic networks, storage circuitry, and arrays. The storage circuitry is sequential in operation and employs clocked dc latches. Two or more synchronous, non-overlapping, independent system clock trains are used to control the latches. The array is a rectangular array of storage element, M .times. N where, M is the number of words in the array and N is the number of bits in each word. The array may be read only, or it may be a read/write array. The array may be a programmable logic array (PLA). A single-sided delay dependency is imparted to the system. The feedback connections from the respective latch circuitry are made through combinational logic or an array to other latch circuitry. The clocking of the latches and of the array, if any, are such that the network may be operated in a race free mode.Type: GrantFiled: June 30, 1976Date of Patent: September 27, 1977Assignee: International Business Machines CorporationInventors: Edward Baxter Eichelberger, Eugene Igor Muehldorf, Ronald Gene Walther, Thomas Walter Williams
-
Patent number: 4006492Abstract: A semiconductor chip layout including a plurality of logic cells arranged in columns. A cell may encompass one of two different magnitudes of area in the chip; and each column contains only cells having the same area. The layout is particularly appropriate for level sensitive logic systems which utilize both combinatorial as well as sequential networks. The combinatorial (combinational) networks are less orderly and require a greater number of selectable input connections, hence more area, than the sequential circuits. The wide and narrow columnar architecture allows a much greater circuit packing density on a chip, resulting in a substantial increase in the number of circuits for a given chip area. Performance is also increased because of the reduced area required by the sequential circuits.Type: GrantFiled: June 23, 1975Date of Patent: February 1, 1977Assignee: International Business Machines CorporationInventors: Edward Baxter Eichelberger, Gordon Jay Robbins
-
Patent number: 3986057Abstract: Disclosed is a high performance logically hazard-free latch circuit compatible with TTL technology. The occurrence of both a clock and data signal provides an inverted data output signal at the output node which is fed back to the base electrode of a multi-emitter transistor. The output node then remains latched at the desired logic level until the occurrence of a subsequent clock signal. Also disclosed are techniques for improving the capabilities of the latch and for accepting additional clock and data inputs. The polarity-hold latch circuit disclosed herein is advantageously implemented in semiconductor integrated circuit technology.Type: GrantFiled: June 30, 1975Date of Patent: October 12, 1976Assignee: International Business Machines CorporationInventors: Edward Baxter Eichelberger, Gordon Jay Robbins