Patents by Inventor Edward C. Cooney
Edward C. Cooney has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6888251Abstract: A method and structure for a single or dual damascene interconnect structure comprises forming wiring lines in a metallization layer over a substrate, shaping a laminated insulator stack above the metallization layer, patterning a hardmask over the laminated insulator stack, forming troughs in the hardmask, patterning the laminated insulator stack, forming vias in the patterned laminated insulator stack, creating sidewall spacers in the bottom portion of the vias, depositing an anti-reflective coating on the sidewall spacers, etching the troughs, removing the anti-reflective coating, depositing a metal layer in the troughs, vias, and sidewall spacers, and applying conductive material in the troughs and the vias. The laminated insulator stack comprises a dielectric layer further comprising oxide and polyarylene.Type: GrantFiled: July 1, 2002Date of Patent: May 3, 2005Assignee: International Business Machines CorporationInventors: Edward C Cooney, III, Robert M Geffken, Anthony K Stamper
-
Patent number: 6846741Abstract: A method and structure for a dual damascene interconnect structure comprises forming wiring lines in a metallization layer over a substrate, shaping a laminated insulator stack above the metallization layer, patterning a hardmask over the laminated insulator stack, forming troughs in the hardmask, creating sacrificial tungsten sidewall spacers in the troughs, patterning the laminated insulator stack, removing the sacrificial sidewall spacers, forming vias in the patterned laminated insulator stack, and depositing a metal liner and conductive material into the vias and troughs, wherein the laminated insulator stack comprises a dielectric layer further comprising oxide and polyarylene. The step of depositing prevents the laminated insulator stack from sputtering into the vias.Type: GrantFiled: July 24, 2002Date of Patent: January 25, 2005Assignee: International Business Machines CorporationInventors: Edward C. Cooney, III, Robert M. Geffken, Anthony K. Stamper
-
Patent number: 6838355Abstract: A method for forming back-end-of-line (BEOL) interconnect structures in disclosed. The method and resulting structure includes etchback for low-k dielectric materials. Specifically, a low dielectric constant material is integrated into a dual or single damascene wiring structure which contains a dielectric material having relatively high dielectric constant (i.e., 4.0 or higher). The damascene structure comprises the higher dielectric constant material immediately adjacent to the metal interconnects, thus benefiting from the mechanical characteristics of these materials, while incorporating the lower dielectric constant material in other areas of the interconnect level.Type: GrantFiled: August 4, 2003Date of Patent: January 4, 2005Assignee: International Business Machines CorporationInventors: Anthony K. Stamper, Edward C. Cooney, III, Jeffrey P. Gambino, Timothy J. Dalton, John A. Fitzsimmons, Lee M. Nicholson
-
Publication number: 20040245636Abstract: A method and structure for semiconductor structure includes a plurality of adjacent wiring levels, conductors within each of the wiring levels, and liners at least partially surrounding each of the conductors. The liners of adjacent wiring levels are made of different materials which have different etching characteristics and are selectively etchable with respect to one another. The liners can be tantalum, tungsten, etc. The liners surround at least three sides of the conductors. Each of the wiring levels has a first insulator layer which has a first dielectric material. The liners and the conductors are positioned within the first dielectric material. A second insulator layer has a second dielectric material over the first insulator layer. The first dielectric material has a lower dielectric constant than the second dielectric material. The first dielectric material can be silicon dioxide, fluorinated silicon dioxide (FSD), microporous glasses, etc.Type: ApplicationFiled: June 6, 2003Publication date: December 9, 2004Applicant: International Business Machines CorporationInventors: Edward C Cooney, Robert M Geffken, Vincent J. McGahay, William T. Motsiff, Mark P. Murray, Amanda L. Piper, Anthony K. Stamper, David C. Thomas, Elizabeth T. Webster
-
Publication number: 20040150103Abstract: A semiconductor device which includes an improved liner structure formed in a via having extended sidewall portions and a bottom penetrating a metal line. The liner structure includes two liner layers, the first being on the via sidewalls, but not the bottom, and the second being on the first layer and the extended sidewall portions and bottom of the via. A method of making the liner structure, in which the first layer is deposited prior to an etching or cleaning step, which extends the via into the metal line, is also disclosed.Type: ApplicationFiled: February 3, 2003Publication date: August 5, 2004Applicant: International Business Machines CorporationInventors: Edward C. Cooney, Robert M. Geffken, Jeffrey R. Marino, Andrew H. Simon, Anthony K. Stamper
-
Publication number: 20040152295Abstract: A semiconductor device which includes an improved liner structure formed in a via having extended sidewall portions and a bottom penetrating a metal line. The liner structure includes two liner layers, the first being on the via sidewalls, but not the bottom, and the second being on the first layer and the extended sidewall portions and bottom of the via. A method of making the liner structure, in which the first layer is deposited prior to an etching or cleaning step, which extends the via into the metal line, is also disclosed.Type: ApplicationFiled: February 3, 2003Publication date: August 5, 2004Applicant: International Business Machines CorporationInventors: Edward C. Cooney, Robert M. Geffken, Jeffrey R. Marino, Andrew H. Simon, Anthony K. Stamper
-
Publication number: 20040142565Abstract: A method of reworking BEOL (back end of a processing line) metallization levels of damascene metallurgy comprises forming a plurality of BEOL metallization levels over a substrate, forming line and via portions in the BEOL metallization levels, selectively removing at least one of the BEOL metallization levels to expose the line and via portions, and replacing the removed BEOL metallization levels with at least one new BEOL metallization level, wherein the BEOL metallization levels comprise a first dielectric layer and a second dielectric layer, and wherein the first dielectric layer comprising a lower dielectric constant material than the second dielectric layer.Type: ApplicationFiled: October 16, 2003Publication date: July 22, 2004Inventors: Edward C. Cooney, Robert M. Geffken, Vincent J. McGahay, William T. Motsiff, Mark P. Murray, Amanda L. Piper, Anthony K. Stamper, David C. Thomas, Christy S. Tyberg, Elizabeth T. Webster
-
Patent number: 6759260Abstract: A method, and associated structure, for monitoring temperature and temperature distributions in a heating chamber for a temperature range of 200 to 600° C., wherein the heating chamber may be used in the fabrication of a semiconductor device. A copper layer is deposited over a surface of a semiconductor wafer. Next, the wafer is heated in an ambient oxygen atmosphere to a temperature in the range of 200-600° C. The heating of the wafer oxidizes a portion of the copper layer, which generates an oxide layer. After being heated, the wafer is removed and a sheet resistance is measured at points on the wafer surface. Since the local sheet resistance is a function of the local thickness of the oxide layer, a spatial distribution of sheet resistance over the wafer surface reflects a distribution of wafer temperature across the wafer surface during the heating of the wafer.Type: GrantFiled: April 23, 2003Date of Patent: July 6, 2004Assignee: International Business Machines CorporationInventors: Arne W. Ballantine, Edward C. Cooney, III, Jeffrey D. Gilbert, Robert G. Miller, Amy L. Myrick, Ronald A. Warren
-
Publication number: 20040018714Abstract: A method and structure for a dual damascene interconnect structure comprises forming wiring lines in a metallization layer over a substrate, shaping a laminated insulator stack above the metallization layer, patterning a hardmask over the laminated insulator stack, forming troughs in the hardmask, creating sacrificial tungsten sidewall spacers in the troughs, patterning the laminated insulator stack, removing the sacrificial sidewall spacers, forming vias in the patterned laminated insulator stack, and depositing a metal liner and conductive material into the vias and troughs, wherein the laminated insulator stack comprises a dielectric layer further comprising oxide and polyarylene. The step of depositing prevents the laminated insulator stack from sputtering into the vias.Type: ApplicationFiled: July 24, 2002Publication date: January 29, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Edward C. Cooney, Robert M. Geffken, Anthony K. Stamper
-
Patent number: 6674168Abstract: A method of reworking BEOL (back end of a processing line) metallization levels of damascene metallurgy comprises forming a plurality of BEOL metallization levels over a substrate, forming line and via portions in the BEOL metallization levels, selectively removing at least one of the BEOL metallization levels to expose the line and via portions, and replacing the removed BEOL metallization levels with at least one new BEOL metallization level, wherein the BEOL metallization levels comprise a first dielectric layer and a second dielectric layer, and wherein the first dielectric layer comprising a lower dielectric constant material than the second dielectric layer.Type: GrantFiled: January 21, 2003Date of Patent: January 6, 2004Assignee: International Business Machines CorporationInventors: Edward C. Cooney, III, Robert M Geffken, Vincent J McGahay, William T. Motsiff, Mark P. Murray, Amanda L. Piper, Anthony K. Stamper, David C. Thomas, Christy S. Tyberg, Elizabeth T. Webster
-
Publication number: 20040000721Abstract: A method and structure for a single or dual damascene interconnect structure comprises forming wiring lines in a metallization layer over a substrate, shaping a laminated insulator stack above the metallization layer, patterning a hardmask over the laminated insulator stack, forming troughs in the hardmask, patterning the laminated insulator stack, forming vias in the patterned laminated insulator stack, creating sidewall spacers in the bottom portion of the vias, depositing an anti-reflective coating on the sidewall spacers, etching the troughs, removing the anti-reflective coating, depositing a metal layer in the troughs, vias, and sidewall spacers, and applying conductive material in the troughs and the vias. The laminated insulator stack comprises a dielectric layer further comprising oxide and polyarylene.Type: ApplicationFiled: July 1, 2002Publication date: January 1, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Edward C. Cooney, Robert M. Geffken, Anthony K. Stamper
-
Publication number: 20030183897Abstract: A method, and associated structure, for monitoring temperature and temperature distributions in a heating chamber for a temperature range of 200 to 600° C., wherein the heating chamber may be used in the fabrication of a semiconductor device. A copper layer is deposited over a surface of a semiconductor wafer. Next, the wafer is heated in an ambient oxygen atmosphere to a temperature in the range of 200-600° C. The heating of the wafer oxidizes a portion of the copper layer, which generates an oxide layer. After being heated, the wafer is removed and a sheet resistance is measured at points on the wafer surface. Since the local sheet resistance is a function of the local thickness of the oxide layer, a spatial distribution of sheet resistance over the wafer surface reflects a distribution of wafer temperature across the wafer surface during the heating of the wafer.Type: ApplicationFiled: April 23, 2003Publication date: October 2, 2003Inventors: Arne W. Ballantine, Edward C. Cooney, Jeffrey D. Gilbert, Robert G. Miller, Amy L. Myrick, Ronald A. Warren
-
Patent number: 6580140Abstract: A method, and associated structure, for monitoring temperature and temperature distributions in a heating chamber for a temperature range of 200 to 600° C., wherein the heating chamber may be used in the fabrication of a semiconductor device. A copper layer is deposited over a surface of a semiconductor wafer. Next, the wafer is heated in an ambient oxygen atmosphere to a temperature in the range of 200-600° C. The heating of the wafer oxidizes a portion of the copper layer, which generates an oxide layer. After being heated, the wafer is removed and a sheet resistance is measured at points on the wafer surface. Since the local sheet resistance is a function of the local thickness of the oxide layer, a spatial distribution of sheet resistance over the wafer surface reflects a distribution of wafer temperature across the wafer surface during the heating of the wafer.Type: GrantFiled: September 18, 2000Date of Patent: June 17, 2003Assignee: International Business Machines CorporationInventors: Arne W. Ballantine, Edward C. Cooney, III, Jeffrey D. Gilbert, Robert G. Miller, Amy L. Myrick, Ronald A. Warren
-
Patent number: 6534394Abstract: A method is provided to preferably create robust contacts and interconnects by depositing a thin layer of a first conductive material on a wafer through a non-ionized deposition process. The thin layer overlays the wafer and lines any apertures in the wafer. Deposition of a first conductive material is followed by depositing another thin layer of a second conductive material by an ionized deposition process. In this manner, the second conductive material overlays the first conductive material and additionally lines the wafer and any apertures in the wafer. Furthermore, if the apertures open to underlying areas, the conductive materials that line the apertures preferably create a conductive film that can form a plurality of contacts between the conductive film and the underlying areas.Type: GrantFiled: September 13, 2000Date of Patent: March 18, 2003Assignee: International Business Machines CorporationInventors: Edward C. Cooney, III, William J. Murphy
-
Patent number: 6429524Abstract: A method of fabricating an interconnect for a semiconductor device is disclosed. The method comprises: forming a dielectric layer on a semiconductor substrate; forming a trench in the dielectric layer; placing the semiconductor substrate in a plasma deposition chamber having a tantalum target; initiating a plasma in the presence of nitrogen in the plasma deposition chamber; and depositing an ultra-thin layer comprising tantalum and nitrogen in the trench.Type: GrantFiled: May 11, 2001Date of Patent: August 6, 2002Assignee: International Business Machines CorporationInventors: Edward C. Cooney, III, Anthony K. Stamper
-
Patent number: 6339022Abstract: A method for increasing the production yield of semiconductor devices having copper metallurgy planarized by a chemical-mechanical planarization process which includes a slurry that contains a conductor passivating agent, like benzotriazole, wherein a non-oxidizing anneal is used to remove any residue which might interfere with mechanical probing of conductive lands on the substrate prior to further metallization steps. The anneal may be performed by any of several techniques including a vacuum chamber, a standard furnace or by rapid thermal annealing.Type: GrantFiled: December 30, 1999Date of Patent: January 15, 2002Assignee: International Business Machines CorporationInventors: Arne W. Ballantine, Edward C. Cooney, III, George A. Dunbar, III, Cheryl G. Faltermeier, Jeffrey D. Gilbert, Ronald D. Goldblatt, Nancy A. Greco, Stephen E. Greco, Frank V. Liucci, Glenn Robert Miller, Bruce A. Root, Andrew H. Simon, Anthony K. Stamper, Ronald A. Warren, David H. Yao
-
Patent number: 6310300Abstract: Integrated circuit structure having improved resistance in metal against degradation from exposure to fluorine released from a fluorine-containing material by forming a fluorine barrier layer between the insulator material and the metal. The invention is especially useful in improving corrosion and poisoning resistance of metallurgy, such as aluminum metallurgy, in semiconductor structures.Type: GrantFiled: November 8, 1996Date of Patent: October 30, 2001Assignee: International Business Machines CorporationInventors: Edward C. Cooney, III, Hyun K. Lee, Thomas L. McDevitt, Anthony K. Stamper
-
Patent number: 6214730Abstract: Method of improving the resistance of a metal against degradation from exposure to fluorine released from a fluorine-containing material by forming a fluorine-barrier layer between the insulator material and the metal. The invention is especially useful in improving corrosion and poisoning resistance of metallurgy, such as aluminum metallurgy, in semiconductor structures. The invention also covers integrated circuit structures made by this method.Type: GrantFiled: February 25, 1999Date of Patent: April 10, 2001Assignee: International Business Machines CorporationInventors: Edward C. Cooney, III, Hyun K. Lee, Thomas L. McDevitt, Anthony K. Stamper
-
Patent number: 6210541Abstract: A process and apparatus for depositing thin films onto a substrate. The process comprises mounting a wafer onto a wafer chuck and pumping a cryogenic fluid through the chuck which cools the wafer chuck and the wafer to a temperature below about +20° C. A thin film is then deposited over the cooled wafer using a sputter deposition process while maintaining the temperature of the wafer chuck and the wafer below about +20° C. The preferred embodiment of the present invention includes the use of liquid nitrogen as the cryogenic fluid, and copper as the material to be deposited through the sputtering process. In addition, the preferred embodiment cools the wafer chuck and the wafer to a temperature of about −100° C. The apparatus includes the physical vapor deposition vessel, the wafer chuck, the source of material to be deposited, the wafer, and the cooling line which passes through the wafer chuck to carry the cooling fluid to the chuck.Type: GrantFiled: April 28, 1998Date of Patent: April 3, 2001Assignee: International Business Machines CorporationInventors: Edward C. Cooney, III, Josef W. Korejwa, David C. Strippe
-
Patent number: 6176931Abstract: Improvements are described for a wafer clamp ring used in an IPVD apparatus to provide cooling for the wafer clamp ring, to protect the wafer clamp ring from ion bombardment, and to prevent damage to the wafer. The wafer clamp ring is placed on a cooling fixture when not required for a deposition process. The fixture is annular in shape and in close thermal contact with a circulating coolant and is thereby cooled below ambient temperature. The cooling line and the cooling fixture are fixed relative to the IPVD device, so that problems associated with flexible cooling lines are avoided. An annular grounded shield may be provided between the plasma and clamp ring to protect the clamp ring against ion bombardment during the deposition process. The wafer clamp ring may have a portion which overhangs the wafer during a deposition process, and which has a ridge portion extending downwards therefrom and tapering to a knife edge.Type: GrantFiled: October 29, 1999Date of Patent: January 23, 2001Assignee: International Business Machines CorporationInventors: Darryl D. Restaino, Stephen Mark Rossnagel, Andrew Herbert Simon, Pavel Smetana, Edward C. Cooney, III