Patents by Inventor Edward L. Hepler
Edward L. Hepler has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110271166Abstract: The sliding window approach to pipeline maximum a posteriori (MAP) decoder architecture is modified to decrease processing time. Once the forward metrics have been calculated for he first sliding window of the decoder, the reverse metrics for each window are calculated while the forward metrics for the next window are calculated. As each new forward metric is calculated and stored into memory, the forward metric from the previous window is read from memory for use with reverse metric being calculated in calculating extrinsic value. Each forward metric for use in calculating an extrinsic value is written to the same memory location. The calculations can be reversed, reverse metrics being calculated first, followed by reverse metric calculations. Although this architecture was developed for a turbo decoder, all convolution codes can use the MAP algorithm of the present invention.Type: ApplicationFiled: March 10, 2011Publication date: November 3, 2011Applicant: INTERDIGITAL TECHNOLOGY CORPORATIONInventors: Edward L. Hepler, Michael F. Starsinic
-
Patent number: 8015471Abstract: A hardware accelerator includes a first buffer, a second buffer, address generator(s), a translation read-only memory (ROM), a cyclic redundancy check (CRC) generator, a convolutional encoder and a controller. The first and second buffers store information bits. The address generator(s) generate(s) an address for accessing the first buffer, the second buffer and a shared memory architecture (SMA). The translation ROM is used in generating a translated address for accessing the first buffer and the second buffer. The controller sets parameters for the CRC generator, the convolutional encoder and the address generator, and performs a predefined sequence of control commands for channel processing, such as reordering, block coding, parity tailing, puncturing, convolutional encoding, and interleaving, on the information bits by manipulating the information bits while moving the information bits among the first buffer, the second buffer, the SMA, the CRC generator, and the convolutional encoder.Type: GrantFiled: July 12, 2007Date of Patent: September 6, 2011Assignee: InterDigital Technology CorporationInventor: Edward L. Hepler
-
Publication number: 20110191532Abstract: A protocol engine (PE) for processing data within a protocol stack in a wireless transmit/receive unit (WTRU) is disclosed. The protocol stack executes decision and control operations. The data processing and re-formatting which was performed in a conventional protocol stack is removed from the protocol stack and performed by the PE. The protocol stack issues a control word for processing data and the PE processes the data based on the control word. Preferably, the WTRU includes a shared memory and a second memory. The shared memory is used as a data block place holder to transfer the data amongst processing entities. For transmit processing, the PE retrieves source data from the second memory and processes the data while moving the data to the shared memory based on the control word. For receive processing, the PE retrieves received data from the shared memory and processes it while moving the data to the second memory.Type: ApplicationFiled: April 14, 2011Publication date: August 4, 2011Applicant: INTERDIGITAL TECHNOLOGY CORPORATIONInventors: Edward L. Hepler, Robert G. Gazda, Alexander Reznick
-
Publication number: 20110158197Abstract: A method for processing enhanced dedicated channel (E-DCH) data in a wireless transmit/receive unit (WTRU) includes sending two messages. A first message is sent from a physical layer to a medium access control (MAC) layer, and triggers MAC layer processing of E-DCH data. A second message is sent from the MAC layer to the physical layer, and enables the physical layer to compute control parameters for physical layer processing of the E-DCH data before the MAC layer processing of the E-DCH data is completed.Type: ApplicationFiled: March 11, 2011Publication date: June 30, 2011Applicant: InterDigital Technology CorporationInventors: Alexander Reznik, Edward L. Hepler, Guodong Zhang, Harry Seth Smith, Jung-Lin Pan, Peter Shaomin Wang, Renuka Racha, Robert G. Gazda, Stephen E. Terry
-
Patent number: 7929410Abstract: A protocol engine (PE) for processing data within a protocol stack in a wireless transmit/receive unit (WTRU) is disclosed. The protocol stack executes decision and control operations. The data processing and re-formatting which was performed in a conventional protocol stack is removed from the protocol stack and performed by the PE. The protocol stack issues a control word for processing data and the PE processes the data based on the control word. Preferably, the WTRU includes a shared memory and a second memory. The shared memory is used as a data block place holder to transfer the data amongst processing entities. For transmit processing, the PE retrieves source data from the second memory and processes the data while moving the data to the shared memory based on the control word. For receive processing, the PE retrieves received data from the shared memory and processes it while moving the data to the second memory.Type: GrantFiled: June 26, 2006Date of Patent: April 19, 2011Assignee: InterDigital Technology CorporationInventors: Edward L. Hepler, Robert G. Gazda, Alexander Reznik
-
Patent number: 7916751Abstract: A method and apparatus for efficient operation of an enhanced dedicated channel (E-DCH) are disclosed. A physical layer processing includes computation of various control parameters followed by actual processing of the data to be transmitted. In accordance with the present invention, the computation of the control parameters is performed asynchronously from the associated data operation. A medium access control (MAC) layer provides information needed for computation of the control parameters to the physical layer as early as possible, while the data is being processed in parallel. The provided data includes a hybrid automatic repeat request (H-ARQ) profile, a transport block size, power offset, or the like. By sending this data to the physical layer before MAC-e processing is complete, the latency constraint can be significantly relaxed.Type: GrantFiled: June 19, 2006Date of Patent: March 29, 2011Assignee: InterDigital Technology CorporationInventors: Alexander Reznik, Edward L. Hepler, Guodong Zhang, Harry Seth Smith, Jung-Lin Pan, Peter Shaomin Wang, Renuka Racha, Robert G. Gazda, Stephen E. Terry
-
Publication number: 20100088529Abstract: A data processing system ciphers and transfers data between a first memory unit and a second memory unit, such as, for example, between a share memory architecture (SMA) static random access memory (SRAM) and a double data rate (DDR) synchronous dynamic random access memory (SDRAM). The system includes a ciphering engine and a data-mover controller. The data-mover controller includes at least one register having a field that specifies whether or not the transferred data should be ciphered. If the field specifies that the transferred data should be ciphered, the field also specifies the type of ciphering that is to be performed, such as a third generation partnership project (3GPP) standardized confidentially cipher algorithm “f8” or integrity cipher algorithm “f9”.Type: ApplicationFiled: December 9, 2009Publication date: April 8, 2010Applicant: INTERDIGITAL TECHNOLOGY CORPORATIONInventors: Edward L. Hepler, Robert G. Gazda
-
Patent number: 7643638Abstract: A system for generating pseudorandom codes using a register which contains an identification of the code tree leg of the desired code and a counter which outputs a successive binary sequence. The output from the counter is bit-by-bit ANDed with the output of the register, and those outputs are XORed together to output a single bit. As the counter is sequenced, each count results in a different bit that is output from the XOR gate, resulting in the desired code.Type: GrantFiled: July 12, 2007Date of Patent: January 5, 2010Assignee: InterDigital Technology CorporationInventor: Edward L. Hepler
-
Patent number: 7636857Abstract: A data processing system ciphers and transfers data between a first memory unit and a second memory unit, such as, for example, between a share memory architecture (SMA) static random access memory (SRAM) and a double data rate (DDR) synchronous dynamic random access memory (SDRAM). The system includes a ciphering engine and a data-mover controller. The data-mover controller includes at least one register having a field that specifies whether or not the transferred data should be ciphered. If the field specifies that the transferred data should be ciphered, the field also specifies the type of ciphering that is to be performed, such as a third generation partnership project (3GPP) standardized confidentially cipher algorithm “f8” or integrity cipher algorithm “f9”.Type: GrantFiled: June 28, 2004Date of Patent: December 22, 2009Assignee: InterDigital Technology CorporationInventors: Edward L. Hepler, Robert G. Gazda
-
Patent number: 7630690Abstract: A Node-B/base station has an access burst detector. The access burst detector comprises at least one antenna for receiving signals from users and a pool of reconfigurable correlators. Each correlator correlates an inputted access burst code at an inputted code phase with an inputted antenna output. An antenna controller selectively couples any output of the at least one antenna to an input of any of the correlators. A code controller provides to an input of each correlator an access burst code. The code controller controls the inputted code phase of each controller. A sorter/post processor sorts output energy levels of the correlators.Type: GrantFiled: April 11, 2003Date of Patent: December 8, 2009Assignee: InterDigital Technology Corp.Inventors: John David Kaewell, Jr., Timothy Berghuis, Jan Meyer, Peter Bohnhoff, Alexander Reznik, Edward L. Hepler, Michael Koch, William C. Hackett, David S. Bass, Steven Ferrante
-
Publication number: 20090274248Abstract: A method and apparatus for contention free interleaving are disclosed. A single memory configured to use an address scheme wherein the most significant bits (MSBs) indicate which word in memory stores an interleaved piece of data. The least significant bits (LSBs) are used to calculate an index that identifies a specific soft-in/soft-out (SISO) decoder associated with a sub-word of the retrieved data. Using an interleaved address generator, the extrinsic data may be written into the memory in sequential order, but read out from the memory in interleaved order, effectively de-interleaving the data so it may be decoded. The generated interleaved address is used by SISO selector circuit which controls a multiplexer that routes the sub-word to its appropriate SISO decoder. The same address generator may be used to write interleaved extrinsic data from SISOs by reordering the sub-words, allowing the extrinsic data to be read in sequential order.Type: ApplicationFiled: April 23, 2009Publication date: November 5, 2009Applicant: INTERDIGITAL PATENT HOLDINGS, INC.Inventors: Edward L. Hepler, Geetha L. Narayan
-
Publication number: 20090238124Abstract: A method and apparatus for combined medium access control (MAC) and radio link control (RLC) processing are disclosed. For uplink processing, a combined MAC/RLC (CMR) entity generates an SDU descriptor and allocates protocol data unit (PDU) descriptor resources. A protocol engine (PE) populates a PDU descriptor for each PDU carrying at least a portion of the SDU and generates a MAC PDU in a physical layer shared memory based on the SDU descriptor and the PDU descriptor. The MAC PDU is generated while moving RLC SDU data from the bulk memory to the physical layer shared memory. For downlink processing, received MAC PDUs are stored in the physical layer shared memory. The PE reads MAC and RLC headers in the MAC PDU and populates an SDU segment descriptor (SD) and corresponding PDU descriptors for each SDU segment. The CMR entity merges SDU SDs that comprise a same RLC SDU.Type: ApplicationFiled: November 7, 2008Publication date: September 24, 2009Applicant: INTERDIGITAL TECHNOLOGY CORPORATIONInventors: Ravikumar V. Pragada, Edward L. Hepler, Jean-Louis Gauvreau, Paul Marinier, Jeffrey T. Davis, Shiehlie Wang
-
Publication number: 20090203409Abstract: A method and apparatus for optimization of a modem for high data rate applications comprise a plurality of hardware accelerators which are configured to perform data processing functions, wherein the hardware accelerators are parameterized, a processor is configured to selectively activate accelerators according to the desired function to conserve power requirements and a shared memory configured for communication between the plurality of hardware accelerators.Type: ApplicationFiled: October 20, 2008Publication date: August 13, 2009Applicant: INTERDIGITAL TECHNOLOGY CORPORATIONInventors: Douglas R. Castor, Edward L. Hepler, Michael F. Starsinic, William C. Hackett, David S. Bass, Joseph W. Gredone, Paul L. Russell, Richard P. Gorman
-
Publication number: 20090158008Abstract: A physical layer transport composite processing system used in a wireless communication system. A plurality of interconnected processing blocks are provided. The blocks are interconnected by a read data bus, a write data bus and a control bus. The blocks include a transport channel processing block, a composite channel processing block and a chip rate processing block. At least two of the blocks are capable of processing data for a plurality of wireless formats. A first set of parameters is programmed into the blocks for a particular wireless mode. The blocks are operated to process data in the particular wireless format mode.Type: ApplicationFiled: February 23, 2009Publication date: June 18, 2009Applicant: INTERDIGITAL TECHNOLOGY CORPORATIONInventors: Edward L. Hepler, Michael F. Starsinic, David S. Bass, Binish Desai, Alan M. Levi, George W. McClellan, Douglas R. Castor
-
RECEIVED COMMUNICATION SIGNAL PROCESSING METHODS AND COMPONENTS FOR WIRELESS COMMUNICATION EQUIPMENT
Publication number: 20090131009Abstract: A wireless transmit receive unit (WTRU) and methods are used in a wireless communication system to process sampled received signals to establish and/or maintain wireless communications. A selectively controllable coherent accumulation unit produces power delay profiles (PDPs). A selectively controllable post processing unit passes threshold qualified magnitude approximation values and PDP positions to a device such as a rake receiver to determine receive signal paths.Type: ApplicationFiled: October 3, 2008Publication date: May 21, 2009Applicant: INTERDIGITAL TECHNOLOGY CORPORATIONInventors: Edward L. Hepler, Steven Ferrante, William C. Hackett, Alexander Reznik, Peter Bohnhoff, Jan Meyer -
Patent number: 7496074Abstract: A physical layer transport composite processing system used in a wireless communication system. A plurality of interconnected processing blocks are provided. The blocks are interconnected by a read data bus, a write data bus and a control bus. The blocks include a transport channel processing block, a composite channel processing block and a chip rate processing block. At least two of the blocks are capable of processing data for a plurality of wireless formats. A first set of parameters is programmed into the blocks for a particular wireless mode. The blocks are operated to process data in the particular wireless format mode.Type: GrantFiled: April 15, 2003Date of Patent: February 24, 2009Assignee: InterDigital Technology CorporationInventors: Edward L. Hepler, Michael F. Starsinic, David S. Bass, Binish Desai, Alan M. Levi, George W. McClellan, Douglas R. Castor
-
Received communication signal processing methods and components for wireless communication equipment
Patent number: 7433390Abstract: A wireless transmit receive unit (WTRU) and methods are used in a wireless communication system to process sampled received signals to establish and/or maintain wireless communications. A selectively controllable coherent accumulation unit produces power delay profiles (PDPs). A selectively controllable post processing unit passes threshold qualified magnitude approximation values and PDP positions to a device such as a rake receiver to determine receive signal paths.Type: GrantFiled: March 5, 2004Date of Patent: October 7, 2008Assignee: InterDigital Technology CorporationInventors: Edward L. Hepler, Steven Ferrante, William C. Hackett, Alexander Reznik, Peter Bohnhoff, Jan Meyer -
Patent number: 7430234Abstract: Components and method are provided to efficiently process wireless communications data where prior knowledge of a specific format of the communication data is not available. A wireless transmit receive unit (WTRU) is configured for use in a wireless communication system where communication data for selected channels is transmitted in system time frames in formats selected from among a set of predefined formats. The WTRU has a receiver, a memory, a received chip rate processor (RCRP) and a format detector. The RCRP is preferably configured to despread each wireless signal of spread data received in each time frame using a minimum spreading code or other appropriate key sequence and to store resultant despread data for each respective time frame in the memory. The format detector is preferably configured to determine the number of physical channels and the respective spreading factor for each physical channel for the wireless signal of spread data.Type: GrantFiled: May 5, 2006Date of Patent: September 30, 2008Assignee: InterDigital Technology CorporationInventors: Alexander Reznik, Edward L. Hepler
-
Patent number: 7248698Abstract: A system for generating pseudorandom codes using a register which contains an identification of the code tree leg of the desired code and a counter which outputs a successive binary sequence. The output from the counter is bit-by-bit ANDed with the output of the register, and those outputs are XORed together to output a single bit. As the counter is sequenced, each count results in a different bit that is output from the XOR gate, resulting in the desired code.Type: GrantFiled: October 23, 2001Date of Patent: July 24, 2007Assignee: InterDigital Technology CorporationInventor: Edward L. Hepler
-
Patent number: 7181670Abstract: The sliding window approach to pipeline maximum a posteriori (MAP) decoder architecture is modified to decrease processing time. Once the forward metrics have been calculated for the first sliding window of the decoder, the reverse metrics for each window are calculated while the forward metrics for the next window are calculated. As each new forward metric is calculated and stored into memory, the forward metric from the previous window is read from memory for use with reverse metric being calculated in calculating extrinsic value. Each forward metric for use in calculating an extrinsic value is written to the same memory location. The calculations can be reversed, reverse metrics being calculated first, followed by reverse metric calculations. Although this architecture as developed for a turbo decoder, all convolution codes can use the MAP algorithm of the present invention.Type: GrantFiled: September 6, 2005Date of Patent: February 20, 2007Assignee: Interdigital Technology CorporationInventors: Edward L. Hepler, Michael F. Starsinic