Patents by Inventor Edwin De Angel
Edwin De Angel has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110025458Abstract: In an RFID system, a method and apparatus for linking an RFID tag to an associated object. The system includes a relatively simple tag, a reader, a linker, and a store. The reader interrogates the tag for an ID and selectively provides the ID to the linker. The linker, in turn, uses the ID to provide back to the reader an associated Uniform Resource Identifier (“URI”). The reader then forwards the URI to the store. In response, the store returns to the reader the object associated with the ID via the URI. The disclosed method and apparatus provide more efficient and secure tag authentication.Type: ApplicationFiled: July 28, 2010Publication date: February 3, 2011Applicant: RFMICRON, INC.Inventors: Shahriar Rokhsaz, Edwin de Angel
-
Patent number: 7657722Abstract: A method and apparatus for automatically securing non-volatile (NV) storage in an integrated circuit provides improved resistance to code copying and reverse-engineering attacks. External interfaces that provide read access to the NV storage are be disabled, for a predetermined time after a reset or other initialization signal is received. An internal lock state bit or key is checked as well as an external lock prevent indication. If the lock prevent indication is not received, or the internal lock state bit is already set, then the integrated circuit is operated under a locked condition, in which external access to the NV storage values is prevented. The lock prevent indication may be a signal provided during reset of the integrated circuit on a terminal that is used for another purpose after initialization of the integrated circuit.Type: GrantFiled: June 30, 2007Date of Patent: February 2, 2010Assignee: Cirrus Logic, Inc.Inventors: Edwin De Angel, Jorge Antonio Abullarade, Jean Charles Pina, Rahul Singh
-
Patent number: 7515076Abstract: A method and apparatus for reducing switching noise in a system-on-chip (SoC) integrated circuit including an analog to digital converter (ADC) provides for reduced noise in the ADC conversions. Sampling circuits of the ADC are operated by sampling clock signals and digital circuits and other noise-generating circuits such as power converters, are operated by digital circuit clock signals. Both sets of clock signals are derived from the same master clock by a clock generator circuit, but an offset is applied in the clock generator circuit to move the edges of the digital circuit clock signals away from critical sampling intervals corresponding to edges of the sampling clocks. In one embodiment, the offset is applied by a processor core that forms part of the digital circuits by setting a value in the clock generator, which the clock generator then loads into the divider after halting the clock to the digital circuits.Type: GrantFiled: September 28, 2007Date of Patent: April 7, 2009Assignee: Cirrus Logic, Inc.Inventors: Rahul Singh, Prashanth Drakshapalli, Jie Fang, Edwin De Angel, Mohit Sood
-
Patent number: 7218612Abstract: A network arrangement uses a poll select control protocol and a loop back arrangement at each node for equalizing transmission delay from each node to a central station. Delays at each node can be adjusted to start timing in response to a broadcast signal indicating an amount of delay to be applied from the start of a synchronization interval to the beginning of transmission of data collected at the nodes. The arrangement is particularly useful in the field of data acquisition and particularly in the area of seismic sensing.Type: GrantFiled: June 9, 2003Date of Patent: May 15, 2007Assignee: Cirrus Logic, Inc.Inventors: Joel Page, Edwin De Angel, Wai Laing Lee, Lei Wang, Hong Helena Zheng, Chung-Kai Chow
-
Patent number: 6980037Abstract: A power on reset circuit, preferably for an integrated circuit, detects application of voltage, starts a phase locked loop one application of voltage is detected but inhibits all clock used for digital logic operations until voltage stability is achieved. If a switched converter is used, the duty cycle of the switched converter is held at unity for a period of time before it is set to that needed to achieve the desired chip operating voltage. Clocks controlling other circuits can be released in stages after the duty cycle of the switched converter is set to its operating voltage level.Type: GrantFiled: September 16, 1998Date of Patent: December 27, 2005Assignee: Cirrus Logic, Inc.Inventors: Joel Page, Edwin De Angel, Wai Laing Lee, Lei Wang, Hong Helena Zheng, Chung-Kai Chow
-
Patent number: 6950840Abstract: The electrical circuitry for a multiplier system includes a counter for determining proximity to sampling operation, and a switch to select between symmetrical noise invariant operation and a low-power mode of operation. A noise invariant circuit disables row skip operation in a multi-row multiplier, to enable analog sampling. Disabling of the row skip operation is accomplished at a time which is several digital cycles preceding the time of analog sampling. Power saving multiplier row skippage resumes after analog sampling is completed.Type: GrantFiled: April 26, 2004Date of Patent: September 27, 2005Assignee: Cirrus Logic, Inc.Inventors: Edwin De Angel, Eric J. Swanson
-
Patent number: 6901423Abstract: The electrical circuitry for a multiplier system includes a counter for determining proximity to sampling operation, and a switch to select between symmetrical noise invariant operation and a low-power mode of operation. A noise invariant circuit disables row skip operation in a multi-row multiplier, to enable analog sampling. Disabling of the row skip operation is accomplished at a time which is several digital cycles preceding the time of analog sampling. Power saving multiplier row skippage resumes after analog sampling is completed.Type: GrantFiled: April 23, 2001Date of Patent: May 31, 2005Assignee: Cirrus Logic, Inc.Inventors: Edwin De Angel, Eric J. Swanson
-
Patent number: 6891430Abstract: A signal processing integrated circuit has having a chopper stabilized, multistage, feedforward amplifier and a delta sigma analog to digital converter. Filtering of the output of the output from the analog to digital converter comprises a sinc5 filter and a sinc3 filter. The sinc3 filter may be bypassed. A rough buffer permits quick charging of a sample and hold capacitor during part of the charge cycle and slower but more accurate charging during the remainder of the charge cycle.Type: GrantFiled: October 25, 2000Date of Patent: May 10, 2005Assignee: Cirrus Logic, Inc.Inventors: Axel Thomsen, Edwin De Angel, Sherry Wu, Lei Wang, Aryesh Amar
-
Patent number: 6857002Abstract: In a signal processing integrated circuit having an analog to digital converter and a digital filter having a plurality of taps separated in time, when starting a conversion after a reset or a change of input channel, the filter will have an incomplete set of input data as the delayed inputs to an output calculation are all zero from the reset operation. After reset, during the time that data are filling up the filter pipeline, the calculation of an output value will give a result that holds information about the input, but does not present the data with the same scaling and frequency content as the fully settled filter. The integrated circuit selectively provides two modes, on that provides only fully settled data from the filter or and another that provides all data from the filter, including unsettled data. Knowledge about the filter coefficients can be utilized by a user or user process to extract information about the input from the unsettled data.Type: GrantFiled: October 25, 2000Date of Patent: February 15, 2005Assignee: Cirrus Logic, Inc.Inventors: Axel Thomsen, Jerome E. Johnston, Edwin De Angel, Aryesh Amar
-
Publication number: 20040199563Abstract: The electrical circuitry for a multiplier system includes a counter for determining proximity to sampling operation, and a switch to select between symmetrical noise invariant operation and a low-power mode of operation. A noise invariant circuit disables row skip operation in a multi-row multiplier, to enable analog sampling. Disabling of the row skip operation is accomplished at a time which is several digital cycles preceding the time of analog sampling. Power saving multiplier row skippage resumes after analog sampling is completed.Type: ApplicationFiled: April 26, 2004Publication date: October 7, 2004Inventors: Edwin De Angel, Eric J. Swanson
-
Publication number: 20030202542Abstract: A network arrangement uses a poll select control protocol and a loop back arrangement at each node for equalizing transmission delay from each node to a central station. Delays at each node can be adjusted to start timing in response to a broadcast signal indicating an amount of delay to be applied from the start of a synchronization interval to the beginning of transmission of data collected at the nodes. The arrangement is particularly useful in the field of data acquisition and particularly in the area of seismic sensing.Type: ApplicationFiled: June 9, 2003Publication date: October 30, 2003Inventors: Joel Page, Edwin De Angel, Wai Laing Lee, Lei Wang, Hong Helena Zheng, Chung-Kai Chow
-
Patent number: 6604120Abstract: A digital parallel multiplier has encoders for each segmented bit pair of the multiplier input data which select one of 4 coefficients, based on the sum of the bit pair, that are then applied to the multiplicand input data. The addition of the rows of the scaled multiplicand input data is performed with adders with two data inputs (plus carryin). These adders are cascaded such that normally invalid data ripples through the adder before the final result is achieved. By controlling the time power is applied to the adders most of the intermediate states are eliminated.Type: GrantFiled: September 4, 1997Date of Patent: August 5, 2003Assignee: Cirrus Logic, Inc.Inventor: Edwin De Angel
-
Patent number: 6594284Abstract: A network arrangement uses a poll select control protocol and a loop back arrangement at each node for equalizing transmission delay from each node to a central station. Delays at each node can be adjusted to start timing in response to a broadcast signal indicating an amount of delay to be applied from the start of a synchronization interval to the beginning of transmission of data collected at the nodes. The arrangement is particularly useful in the field of data acquisition and particularly in the area of seismic sensing.Type: GrantFiled: September 16, 1998Date of Patent: July 15, 2003Assignee: Cirrus Logic, Inc.Inventors: Joel Page, Edwin De Angel, Wai Laing Lee, Lei Wang, Hong Helena Zheng, Chung-Kai Chow
-
Patent number: 6546408Abstract: A sinc filter is implemented by partitioning 1 bit wide incoming data into multibit words. The multibit words are multiplied by respective coefficient sets. Some multibit words are twisted by inverting the bit order and the multiplied using the same coefficient sets used for untwisted words. Multiplications are implemented using either look up tables or logic and the filter is implemented using only shifts and additions. The sinc filter is particularly useful applications in the field of data acquisition and particularly in the area of seismic sensing.Type: GrantFiled: September 16, 1998Date of Patent: April 8, 2003Assignee: Cirrus Logic, Inc.Inventors: Joel Page, Edwin De Angel, Wai Laing Lee, Lei Wang, Hong Helena Zheng, Chung-Kai Chow
-
Patent number: 6525589Abstract: An instrumentation circuit has an integrated circuit that has input terminals, an amplifier arrangement using feed forward compensation and an analog to digital converter and a serial data output receiving the output from said amplifier arrangement. A bridge circuit, having a transducer, or a thermocouple arrangement are connected to input terminals of the integrated circuit.Type: GrantFiled: October 25, 2000Date of Patent: February 25, 2003Assignee: Cirrus Logic, Inc.Inventors: Axel Thomsen, Edwin De Angel, Sherry Wu, Aryesh Amar, Jerome E. Johnston
-
Patent number: 6426713Abstract: In a signal processing integrated circuit having a plurality of physical channels and a plurality of gain registers, a plurality of offset registers and an plurality of setup registers, mechanisms are provided to assign one of a plurality of gain registers independently of a selected one of a plurality of offset registers when processing signals from a physical channel.Type: GrantFiled: October 25, 2000Date of Patent: July 30, 2002Assignee: Cirrus Logic, Inc.Inventors: Aryesh Amar, Edwin De Angel, Eric J. Swanson
-
Publication number: 20020063588Abstract: Clocks on and off an integrated circuit chip are aligned to that clocks on the chip are synchronized to one of the rising and falling edges of a master clock and those off the chip are synchronized to the other of the rising and falling edges of the master clock. This permits a certain ease of interfacing circuits controlled by those clocks. Programmable clocks on the chip can be reprogrammed during operation to conserve power.Type: ApplicationFiled: September 16, 1998Publication date: May 30, 2002Inventors: JOEL PAGE, EDWIN DE ANGEL, WAI LAING LEE, LEI WANG, HONG ZHENG, CHUNG-KAI CHOW
-
Publication number: 20020038324Abstract: A sinc filter is implemented by partitioning 1 bit wide incoming data into multibit words. The multibit words are multiplied by respective coefficient sets. Some multibit words are twisted by inverting the bit order and the multiplied using the same coefficient sets used for untwisted words. Multiplications are implemented using either look up tables or logic and the filter is implemented using only shifts and additions. The sinc filter is particularly useful applications in the field of data acquisition and particularly in the area of seismic sensing.Type: ApplicationFiled: September 16, 1998Publication date: March 28, 2002Inventors: JOEL PAGE, EDWIN DE ANGEL, WAI LAING LEE, LEI WANG, HONG ZHENG, CHUNG-KAI CHOW
-
Patent number: 6337636Abstract: A data acquisition system has a central station connected to a plurality of nodes over a network. Each node is connected to receive signals from one or more sensors ad each is configured to have substantially the same transmission delay to said central station. The central station is configured to notify all nodes of an event time at which a data event, such as a seismic shot, occurred.Type: GrantFiled: September 16, 1998Date of Patent: January 8, 2002Assignee: Cirrus Logic, Inc.Inventors: Joel Page, Edwin De Angel, Wai Laing Lee, Lei Wang, Hong Helena Zheng, Chung-Kai Chow
-
Patent number: 6321246Abstract: A phase shifter is implemented using a polyphase filter. The filter is preferably a linear phase Finite Impulse Response (FIR) filter. The amount of delay imparted by the phase shifter is determined by a particular set of coefficients selected from a plurality of such coefficients. Storage requirements are reduced by taking advantage of symmetries in the coefficients for the filters. Memory requirements are further reduced by partitioning the polyphase filter into two polyphase filters and using one to set a rough delay amount and the other to set a fine delay amount between rough delay amount settings. The particular amount of delay may be set by an external synchronization signal.Type: GrantFiled: September 16, 1998Date of Patent: November 20, 2001Assignee: Cirrus Logic, Inc.Inventors: Joel Page, Edwin De Angel, Wai Laing Lee, Lei Wang, Hong Helena Zheng, Chung-Kai Chow