Patents by Inventor Edwin F. Johnson
Edwin F. Johnson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7109583Abstract: An electronic circuit can be produced by placing an electrically conductive compressible circuit bump on a circuit electrode of a mounting surface of first and second circuit devices, such as an integrated circuit and a base substrate. One or more auxiliary bumps can also be placed on one or both of the mounting surfaces of the circuit devices. During mounting, the first circuit device can be positioned over the second circuit device with the circuit bumps connecting circuit contacts on the two mounting surfaces. Pressure can be applied so that the circuit bumps and the auxiliary bumps are compressed between the chip and the base device sufficiently for adhering at least the circuit bumps to the circuit contacts.Type: GrantFiled: May 6, 2004Date of Patent: September 19, 2006Assignee: Endwave CorporationInventor: Edwin F. Johnson
-
Patent number: 6640423Abstract: An improved apparatus and method for the placement and bonding of a die on a substrate includes a movable die holder, a movable substrate holder, a pivoting transfer arm that picks a die from the movable die holder and transfers the die to a position adjacent the movable substrate holder, and a bondhead assembly for picking the die from the transfer arm and then bonding the die to the substrate.Type: GrantFiled: July 18, 2000Date of Patent: November 4, 2003Assignee: Endwave CorporationInventors: Edwin F. Johnson, Gerd R. Ley, Douglas G. Lockie, Clifford A. Mohwinkel
-
Patent number: 5983089Abstract: First and second slotlines are mounted on an electrically insulating substrate having a planar face with a connection region. Each slotline has first and second, spaced-apart coplanar conductors that extend into the connection region. A fifth, ground conductor, also mounted on the substrate face, is spaced from and coplanar with the first and second slotlines and has a proximal portion in the connection region. A chip circuit includes first and second field-effect transistors (FETs) flip mounted in the connection region to all five conductors. The gates of the FETs are connected to the first slotline for receiving an input signal. The drains are connected to the second slotline for outputting the signal amplified by the transistors. The sources of the FETs are connected to the fifth conductor. This general configuration can be modified for use as an amplifier, oscillator, frequency multiplier or mixer.Type: GrantFiled: October 4, 1996Date of Patent: November 9, 1999Assignee: Endgate CorporationInventors: Clifford A. Mohwinkel, Edward B. Stoneham, Edwin F. Johnson
-
Patent number: 5942957Abstract: A radio-frequency power amplifier includes a multiple-FET chip that is flip-mounted on a connection region of a substrate. An input impedance-matching network is also mounted on the substrate. The network includes a coplanar waveguide having an elongate waveguide signal conductor for each gate terminal on the FET chip with a distal end spaced from the connection region and a proximal end in the connection region. The distal ends are connected to a single base input conductor. The proximal ends are flip-mounted to respective ones of gate terminals of the FET chip. A capacitor couples each of the input signal conductor distal ends to an adjacent ground conductor. The signal conductors and capacitors provide a selected impedance at a selected frequency. The capacitors may be on a separate chip flip-mounted to the coplanar transmission line conductors, and may be formed as coplanar waveguides with open-ended signal conductors or as overlay capacitors.Type: GrantFiled: September 15, 1997Date of Patent: August 24, 1999Assignee: Endgate CorporationInventors: Clifford A. Mohwinkel, Edwin F. Johnson, Edward B. Stoneham
-
Patent number: 5691959Abstract: A digitizer uses acoustic waves originating from a stylus to determine the position of the stylus on a plate. The acoustic waves are introduced into the plate from the tip of the stylus and are detected by a plurality of detectors positioned at various points along the periphery of the plate. By sensing differences in the arrival times of the acoustic waves at the detectors, a microprocessor calculates the position of the stylus. In a preferred embodiment using a non-tethered stylus, four detectors are positioned at the corners of a rectangle, and the time differences are used as addresses in a lookup table, which is programmed to contain x and y coordinates corresponding to the time differences, Different embodiments may detect only the "fast" symmetrical waves or only the "slow" antisymmetrical waves generated in the plate, or may use the arrival times of both types of waves to determine the stylus position.Type: GrantFiled: April 6, 1994Date of Patent: November 25, 1997Assignee: Fujitsu, Ltd.Inventors: James A. Kriewall, Edwin F. Johnson, Alan R. Selfridge, John P. Fairbanks, Verne H. Wilson, Robert W. Parry, James D. Cummins
-
Patent number: 5668512Abstract: A radio-frequency power amplifier includes a multiple-FET chip that is flip mounted on a connection region of a substrate. An input impedance-matching network is also mounted on the substrate. The network includes a coplanar waveguide having an elongate waveguide signal conductor for each gate terminal on the FET chip with a distal end spaced from the connection region and a proximal end in the connection region. The distal ends are connected to a single base input conductor. The proximal ends are flip mounted to respective ones of gate terminals of the FET chip. A capacitor couples each of the input signal conductor distal ends to an adjacent ground conductor. The signal conductors and capacitors provide a selected impedance at a selected frequency. The capacitors may be on a separate chip flip mounted to the waveguide signal and ground conductors, and may be formed as coplanar waveguides with open-ended signal conductors.Type: GrantFiled: June 12, 1996Date of Patent: September 16, 1997Assignee: Endgate CorporationInventors: Clifford A. Mohwinkel, Edwin F. Johnson, Edward B. Stoneham
-
Patent number: 5528203Abstract: A radio-frequency power amplifier includes a multiple-FET chip that is flip mounted on a connection region of a substrate. An input impedance-matching network is also mounted on the substrate. The network includes a coplanar waveguide having an elongate waveguide signal conductor for each gate terminal on the FET chip with a distal end spaced from the connection region and a proximal end in the connection region. The distal ends are connected to a single base input conductor. The proximal ends are flip mounted to respective ones of gate terminals of the FET chip. A capacitor couples each of the input signal conductor distal ends to an adjacent ground conductor. The signal conductors and capacitors provide a selected impedance at a selected frequency. The capacitors may be on a separate chip flip mounted to the waveguide signal and ground conductors, and may be formed as coplanar waveguides with open-ended signal conductors.Type: GrantFiled: June 7, 1995Date of Patent: June 18, 1996Assignee: Endgate CorporationInventors: Clifford A. Mohwinkel, Edwin F. Johnson, Edward B. Stoneham
-
Patent number: 5491449Abstract: A Dual-Sided Push-Pull Amplifier for providing a high-gain yet low-cost amplifier capable of operating at frequencies extending above 1 GHz is disclosed. The present invention may be used in any application in which low cost amplification may be desired, including transmitters, antenna arrays, radars, light wave modulators, mixers, local oscillators, driver amplifiers and microwave ovens. One of the preferred embodiments of the invention (10d/10e) utilizes two pairs of field effect transistors (FETs) (22U and 22L & 24U and 24L) mounted in registration on both faces (12a & 12b) of a dual-sided dielectric substrate (12). The sources (22US and 22LS & 24US and 24US) on both faces of the FETs (22 & 24) are electrically coupled and are located at a minimum distance from their mates on the opposite faces of the substrate (12) to reduce inter-FET source lead inductance. The FETs (22 & 24) are coupled to a set of conductors (16a, 16b, 16c & 16d) which are formed on the substrate (12).Type: GrantFiled: November 19, 1993Date of Patent: February 13, 1996Assignee: Endgate Technology CorporationInventors: Edwin F. Johnson, Douglas G. Lockie, Clifford A. Mohwinkel
-
Patent number: 5455594Abstract: An array antenna includes a means of thermally isolating the feed network from the space illuminated by the antenna. Filtering layers are incorporated into the structure between the feed and the radiating patches. These filtering layers are transparent to radiation in the frequency range of operation of the antenna, primarily microwaves and millimeter waves, but reflect much shorter wavelengths such as infrared and visible light. This rejection of short wavelengths results in reduced heating of the feed network and so to a reduced heat load on a cooling system. One preferred embodiment employs the radiation shield to advantage by incorporating superconductive elements in the antenna. These elements can be cooled efficiently enough to be practical due to the rejection of heat by the incorporated filtering layers.Type: GrantFiled: August 10, 1994Date of Patent: October 3, 1995Assignee: Conductus, Inc.Inventors: Raymond R. Blasing, Edwin F. Johnson, Douglas G. Lockie, Cliff Mohwinkel, Barry Whalen, Richard S. Withers
-
Patent number: 3953288Abstract: Improved gas venting from radioactive-material containers which utilizes the passageways between interbonded impervious laminae.Type: GrantFiled: March 24, 1970Date of Patent: April 27, 1976Assignee: The United States of America as represented by the United States Energy Research and Development AdministrationInventor: Edwin F. Johnson
-
Patent number: D274934Type: GrantFiled: June 6, 1983Date of Patent: July 31, 1984Inventor: Edwin F. Johnson