Patents by Inventor Efraim Mangell
Efraim Mangell has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11953559Abstract: A driving related system that may include an integrated circuit (IC) that may include IC conductors and test unit; a PCB that may include PCB conductors; intermediate conductors for coupling the IC conductors to the PCB conductors; wherein the test unit is configured to: electrically test a continuity of a first conductive path that comprises a first group of intermediate conductors, a first group of IC conductors and a first group of PCB conductors; and generate a continuity fault indication when detecting a discontinuity of the first conductive path; and wherein the driving related system is configured to perform a safety measure, in response to a generation of one or more continuity fault indications.Type: GrantFiled: May 28, 2019Date of Patent: April 9, 2024Assignee: Mobileye Vision Technologies Ltd.Inventors: Efraim Mangell, Elchanan Rushinek, Leonid Smolyansky, Giora Yorav
-
Publication number: 20210141030Abstract: A driving related system that may include an integrated circuit (IC) that may include IC conductors and test unit; a PCB that may include PCB conductors; intermediate conductors for coupling the IC conductors to the PCB conductors; wherein the test unit is configured to: electrically test a continuity of a first conducive path that comprises a first group of intermediate conductors, a first group of IC conductors and a first group of PCB conductors; and generate a continuity fault indication when detecting a discontinuity of the first conductive path; and wherein the driving related system is configured to perform a safety measure, in response to a generation of one or more continuity fault indications.Type: ApplicationFiled: May 28, 2019Publication date: May 13, 2021Inventors: Efraim Mangell, Elchanan Rushinek, Leonid SMOLYANSKY, Giora Yorav
-
Publication number: 20200353884Abstract: A system on chip that comprises independent paths that applies ASIL decomposition in order to comply with an ASIL level.Type: ApplicationFiled: May 8, 2020Publication date: November 12, 2020Inventors: Simone Fabris, Efim Belman, Efraim Mangell
-
Patent number: 9407434Abstract: A method, system and apparatus for deriving a secondary secret from a root secret are described, the method, system and apparatus including reserving a memory buffer included in an integrated circuit, the memory buffer being large enough to contain all of the bits which will include the secondary secret, receiving a plurality of bits from a root secret, the root secret being stored in a secure memory of the integrated circuit, inputting the plurality of bits from the root secret and at least one control bit into a permutation network, and thereby producing a multiplicity of output bits, the at least one control bit including one of one bit of a value g, and one bit an output of a function which receives g as an input, receiving the multiplicity of output bits from the permutation network, inputting the multiplicity of output bits from the permutation network into a plurality of logic gates, thereby combining the multiplicity of output bits, wherein a fixed number of bits is output from the logic gates, inputtType: GrantFiled: July 10, 2013Date of Patent: August 2, 2016Assignee: Cisco Technology, Inc.Inventors: Michael Kara-Ivanov, Aviad Kipnis, Tzachy Reinman, Efraim Mangell, Erez Waisbard, Yaacov Belenky
-
Publication number: 20150358160Abstract: A method, system and apparatus for deriving a secondary secret from a root secret are described, the method, system and apparatus including reserving a memory buffer included in an integrated circuit, the memory buffer being large enough to contain all of the bits which will include the secondary secret, receiving a plurality of bits from a root secret, the root secret being stored in a secure memory of the integrated circuit, inputting the plurality of bits from the root secret and at least one control bit into a permutation network, and thereby producing a multiplicity of output bits, the at least one control bit including one of one bit of a value g, and one bit an output of a function which receives g as an input, receiving the multiplicity of output bits from the permutation network, inputting the multiplicity of output bits from the permutation network into a plurality of logic gates, thereby combining the multiplicity of output bits, wherein a fixed number of bits is output from the logic gates, inputtType: ApplicationFiled: July 10, 2013Publication date: December 10, 2015Inventors: Michael KARA-IVANOV, Aviad KIPNIS, Tzachy REINMAN, Efraim MANGELL, Erez WAISBARD, Yaacov BELENKY
-
Publication number: 20080119956Abstract: A system for personalizing one or more electrical circuits having plurality of layers with electrical characteristics. The layers being produced by an electrical characteristic determination process (ECDP). The system for personalizing includes a wafer stage for receiving a wafer in order to produce a plurality of electrical circuits. The system is configured to apply a personalization process during production of the layers. The personalization process includes using a first ECDP in the layer to product identical electrical characteristics on the wafer in each of the plurality of electrical circuits, and using a second ECDP in the layer to modify one or more electrical characteristics in selected electrical circuits so as to incorporate in the selected circuits an individualized digital number, giving rise to the desired personalizing of one or more of the specified electrical circuits. Related apparatus and methods are also provided.Type: ApplicationFiled: November 2, 2007Publication date: May 22, 2008Inventor: Efraim Mangell
-
Patent number: 7316934Abstract: A system for personalizing one or more electrical circuits having plurality of layers with electrical characteristics. The layers being produced by an electrical characteristic determination process (ECDP). The system for personalizing includes a wafer stage for receiving a wafer in order to produce a plurality of electrical circuits. The system is configured to apply a personalization process during production of the layers. The personalization process includes using a first ECDP in the layer to produce identical electrical characteristics on the wafer in each of the plurality of electrical circuits, and using a second ECDP in the layer to modify one or more electrical characteristics in selected electrical circuits so as to incorporate in the selected circuits an individualized digital number, giving rise to the desired personalizing of one or more of the specified electrical circuits. Related apparatus and methods are also provided.Type: GrantFiled: December 18, 2000Date of Patent: January 8, 2008Assignee: Zavitan Semiconductors, Inc.Inventor: Efraim Mangell
-
Publication number: 20030144760Abstract: A system for personalizing one or more electrical circuits having plurality of layers with electrical characteristics. The layers being produced by an electrical characteristic determination process (ECDP). The system for personalizing includes a wafer stage for receiving a wafer in order to produce a plurality of electrical circuits. The system is configured to apply a personalization process during production of the layers. The personalization process includes using a first ECDP in the layer to produce identical electrical characteristics on the wafer in each of the plurality of electrical circuits, and using a second ECDP in the layer to modify one or more electrical characteristics in selected electrical circuits so as to incorporate in the selected circuits an individualize digital number, giving rise to the desired personalizing of one or more of the specified electrical circuits. Related apparatus and methods are also provided.Type: ApplicationFiled: December 16, 2002Publication date: July 31, 2003Inventor: Efraim Mangell