Abstract: Provided is an imaging apparatus in which a column signal processing system includes a successive approximation register analog-to-digital converter capable of operating at higher speed and with lower power consumption. An electronic device of the present disclosure includes an imaging apparatus including a pixel array unit on which pixels including a photoelectric conversion element are arranged, a column amplifier unit that obtains a difference between a reset component and a signal component input from each of the pixels of the pixel array unit through a signal line and outputs the difference as a pixel signal, a capacitance unit that holds the pixel signal input from the column amplifier unit, and a successive approximation register analog-to-digital conversion unit that converts an analog signal input from the capacitance unit into a digital signal.

Abstract: Power consumption is reduced in a solid-state imaging element that amplifies a voltage for each column. The solid-state imaging element includes a pixel circuit, an input transistor, a reference side current source, and a feedback circuit. The pixel circuit generates an input voltage by photoelectric conversion. The input transistor outputs an output voltage depending on a voltage between a source to which the input voltage is input and a gate from a drain. The reference side current source is connected to a reference node at a predetermined reference voltage and supplies a predetermined current. The feedback circuit feeds back a part of the current to the gate of the input transistor.

Abstract: There is provided a column signal processing system including a successive approximation register analog-to-digital converter and an imaging device. The imaging device includes a pixel array unit including a plurality of pixels each including a photoelectric conversion element, a column amplifier unit that obtains a difference between a reset component and a signal component input from each pixel of the pixel array unit via a signal line, and outputs the difference as a pixel signal, a capacitance unit that holds the pixel signal input from the column amplifier unit, and a successive approximation register analog-to-digital conversion unit that converts an analog pixel signal input from the capacitance unit into a digital signal, in which the capacitance unit differentiates a single-phase pixel signal input from the column amplifier unit using a reference voltage that defines a zero voltage of the pixel signal.

Abstract: An amplifier circuit of the present disclosure includes: an input circuit that is configured to generate a differential current including a first current and a second current on the basis of an input signal; a first loop filter including a first former-stage integration circuit, a first inverter circuit, and a first latter-stage integration circuit, the first former-stage integration circuit configured to perform an integral action on the basis of the first current and a current corresponding to a first output signal, and the first latter-stage integration circuit that is configured to generate a first signal by receiving an output signal of the first inverter circuit and the first output signal and performing an integral action; a first modulation circuit; a first output circuit; a second loop filter including a second former-stage integration circuit, a second inverter circuit, and a second latter-stage integration circuit, the second former-stage integration circuit that receives the second current and a c

Abstract: Provided is an imaging apparatus in which a column signal processing system includes a successive approximation register analog-to-digital converter capable of operating at higher speed and with lower power consumption. An electronic device of the present disclosure includes an imaging apparatus including a pixel array unit on which pixels including a photoelectric conversion element are arranged, a column amplifier unit that obtains a difference between a reset component and a signal component input from each of the pixels of the pixel array unit through a signal line and outputs the difference as a pixel signal, a capacitance unit that holds the pixel signal input from the column amplifier unit, and a successive approximation register analog-to-digital conversion unit that converts an analog signal input from the capacitance unit into a digital signal.

Abstract: Regarding a column signal processing system including a successive approximation register analog-to-digital converter, an imaging device capable of operating at further higher speed and with further lower power consumption is provided.

Abstract: Power consumption is reduced in a solid-state imaging element that amplifies a voltage for each column. The solid-state imaging element includes a pixel circuit, an input transistor, a reference side current source, and a feedback circuit. The pixel circuit generates an input voltage by photoelectric conversion. The input transistor outputs an output voltage depending on a voltage between a source to which the input voltage is input and a gate from a drain. The reference side current source is connected to a reference node at a predetermined reference voltage and supplies a predetermined current. The feedback circuit feeds back a part of the current to the gate of the input transistor.

Abstract: Signal quality is improved in a circuit for amplifying and sampling an analog signal. An input signal is input to one end of an input-side resistor. An operational amplifier amplifies the input signal, and outputs the input signal from an output terminal as an amplified signal. One end of a filter capacitor is connected to an input terminal of the operational amplifier. A predetermined frequency component of the input signal passes through the filter capacitor. A sampling capacitor imports the amplified signal during a predetermined sampling period, and holds the amplified signal during a predetermined hold period. A sampling switch connects the output terminal of the operational amplifier to one end of the sampling capacitor during the sampling period, and disconnects the output terminal of the operational amplifier from one end of the sampling capacitor during the hold period.

Abstract: Signal quality is improved in a circuit for amplifying and sampling an analog signal. An input signal is input to one end of an input-side resistor. An operational amplifier amplifies the input signal, and outputs the input signal from an output terminal as an amplified signal. One end of a filter capacitor is connected to an input terminal of the operational amplifier. A predetermined frequency component of the input signal passes through the filter capacitor. A sampling capacitor imports the amplified signal during a predetermined sampling period, and holds the amplified signal during a predetermined hold period. A sampling switch connects the output terminal of the operational amplifier to one end of the sampling capacitor during the sampling period, and disconnects the output terminal of the operational amplifier from one end of the sampling capacitor during the hold period.

Abstract: To effectively suppress an idle tone in a delta-sigma modulator that generates a feedback signal by a digital-to-analog converter. A filter integrates a difference between an input analog signal and a feedback signal, and outputs the integrated difference as an integrated signal. A preceding-stage quantizer quantizes an integrated signal into a digital signal, and outputs the resulting digital signal as a preceding-stage output signal. An adder adds a predetermined dithering signal to a preceding-stage output signal, and outputs the resulting signal as a subsequent-stage input signal. A subsequent-stage quantizer configured to quantize the subsequent-stage input signal into a digital signal of a shorter number of bits than a preceding-stage output signal, and outputs the resulting digital signal as a subsequent-stage output signal.

Abstract: To effectively suppress an idle tone in a delta-sigma modulator that generates a feedback signal by a digital-to-analog converter. A filter integrates a difference between an input analog signal and a feedback signal, and outputs the integrated difference as an integrated signal. A preceding-stage quantizer quantizes an integrated signal into a digital signal, and outputs the resulting digital signal as a preceding-stage output signal. An adder adds a predetermined dithering signal to a preceding-stage output signal, and outputs the resulting signal as a subsequent-stage input signal. A subsequent-stage quantizer configured to quantize the subsequent-stage input signal into a digital signal of a shorter number of bits than a preceding-stage output signal, and outputs the resulting digital signal as a subsequent-stage output signal.

Abstract: A pixel unit (P) of the invention includes a first input terminal (CKIN), a first output terminal (CKOUT), a signal generator (30), and a display device (25). The signal generator (30) is provided on a signal path extending from the first input terminal (CKIN) to the first output terminal (CKOUT). The signal generator (30) generates a second signal (CKA) on the basis of a first signal (CK) and outputs the generated second signal. The signal generator (30) generates a rising edge and a falling edge of the second signal (CKA) on the basis of one of a rising edge and a falling edge of the first signal (CK).

Abstract: A signal generation circuit includes a phase difference detector configured to detect a phase difference between a certain oscillation signal of a plurality of oscillation signals and a predetermined reference signal; an oscillator to which a plurality of delay elements are connected annularly, the oscillator being configured to generate the plurality of oscillation signals depending on the detected phase difference; a low-speed signal generation circuit configured to generate a low-speed signal having a lower frequency than the oscillation signal; a detection circuit configured to detect a difference between a predetermined reference timing and a timing at which the low-speed signal has changed; a selection unit configured to select the oscillation signal so that the phase difference with respect to the reference signal is close to the detected difference; and an output unit configured to output the generated low-speed signal in synchronization with the selected oscillation signal.

Abstract: A clock generation circuit includes a delay clock generation unit configured to generate a predetermined number of delay clock signals having different delay time periods for a reference clock signal; a low-speed clock generation unit configured to generate a low-speed clock signal having a lower frequency than the reference signal in accordance with a control signal that controls a phase; a control signal processing unit configured to perform, on the control signal, a quantization process for quantizing a value of the control signal into the predetermined number of discrete values and a modulation process for distributing a quantization error in the quantization process in a band of frequencies higher than a predetermined frequency; a selection unit configured to select any one of the predetermined number of delay signals in accordance with the control signal; and an output unit configured to output the low-speed signal in synchronization with the selected signal.

Abstract: A signal generation circuit includes a phase difference detector configured to detect a phase difference between a certain oscillation signal of a plurality of oscillation signals and a predetermined reference signal; an oscillator to which a plurality of delay elements are connected annularly, the oscillator being configured to generate the plurality of oscillation signals depending on the detected phase difference; a low-speed signal generation circuit configured to generate a low-speed signal having a lower frequency than the oscillation signal; a detection circuit configured to detect a difference between a predetermined reference timing and a timing at which the low-speed signal has changed; a selection unit configured to select the oscillation signal so that the phase difference with respect to the reference signal is close to the detected difference; and an output unit configured to output the generated low-speed signal in synchronization with the selected oscillation signal.

Abstract: A clock generation circuit includes a delay clock generation unit configured to generate a predetermined number of delay clock signals having different delay time periods for a reference clock signal; a low-speed clock generation unit configured to generate a low-speed clock signal having a lower frequency than the reference signal in accordance with a control signal that controls a phase; a control signal processing unit configured to perform, on the control signal, a quantization process for quantizing a value of the control signal into the predetermined number of discrete values and a modulation process for distributing a quantization error in the quantization process in a band of frequencies higher than a predetermined frequency; a selection unit configured to select any one of the predetermined number of delay signals in accordance with the control signal; and an output unit configured to output the low-speed signal in synchronization with the selected signal.