Patents by Inventor Eitan Zmora
Eitan Zmora has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8065646Abstract: A method for analyzing an design of an integrated circuit, the method includes defining possible timings of signals to be provided to the integrated circuit and calculating hold violations; characterized by including a stage of determining relationships between clock events and corresponding data/control events that ideally precede the clock events, in response to the possible timing of signals; and determining hold parameters in response to the relationships. A computer readable medium having stored thereon a set of instructions, the set of instructions, when executed by a processor, cause the processor to define at least one internal delay of a designed component, characterized by causing the processor to define a cell that is characterized by multiple hold times and multiple setup values for a certain clock skew value.Type: GrantFiled: September 7, 2005Date of Patent: November 22, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Michael Priel, Dan Kuzmin, Anton Rozen, Eitan Zmora
-
Patent number: 7982521Abstract: A method and a device for reducing noise induced errors. The device includes: a latch that includes a latch input node; a voltage limiting transfer circuit connected between a first input node and between the latch; wherein the voltage limiting transfer circuit is adapted to selectively transfer an input signal from the first input node to the latch during transfer mode; and to prevent a transfer of an input signal from the first input node to the latch by limiting voltage levels developed in the voltage limiting transfer circuit to a predefined range.Type: GrantFiled: October 3, 2006Date of Patent: July 19, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Eitan Zmora, Hagai David
-
Patent number: 7940084Abstract: A method for sharing charge between IO circuits, the method includes providing an integrated circuit that comprises multiple IO circuits, each comprising an IO pad. The method is characterized by including: determining to share a charge between multiple IO circuits; and sharing charge between the multiple IO circuits by coupling the multiple IO circuits to a shared circuit that is characterized by a state that reflects multiple iterations of sharing charge operations.Type: GrantFiled: April 5, 2007Date of Patent: May 10, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Michael Priel, Dan Kuzman, Eitan Zmora
-
Publication number: 20100097115Abstract: A method and a device for reducing noise induced errors. The device includes: a latch that includes a latch input node; a voltage limiting transfer circuit connected between a first input node and between the latch; wherein the voltage limiting transfer circuit is adapted to selectively transfer an input signal from the first input node to the latch during transfer mode; and to prevent a transfer of an input signal from the first input node to the latch by limiting voltage levels developed in the voltage limiting transfer circuit to a predefined range.Type: ApplicationFiled: October 3, 2006Publication date: April 22, 2010Applicant: Freescale Semiconductor, Inc.Inventors: Eitan Zmora, Hagai David
-
Publication number: 20100045363Abstract: A method (1000) for sharing charge between IO circuits, the method (1000) includes providing (1010) an integrated circuit that comprises multiple IO circuits, each comprising an IO pad. The method (1000) is characterized by including: determining (1020) to share a charge between multiple IO circuits; and sharing charge (1030) between the multiple IO circuits by coupling the multiple IO circuits to a shared circuit that is characterized by a state that reflects multiple iterations of sharing charge operations.Type: ApplicationFiled: April 5, 2007Publication date: February 25, 2010Applicant: Freescale Semiconductor, Inc.Inventors: Michael Priel, Dan Kuzman, Eitan Zmora
-
Publication number: 20090315601Abstract: A device having timing error management capabilities and a method for timing error management. The device includes a first input node adapted to receive input data; a first latch, a second latch and a comparator, rising a first multiplexer and a second multiplexer; wherein the second multiplexer is adapted to provide input data to the second latch from the first input mode during a first operational mode of the device and to provide a first latch output signal to the second latch during a second operational mode; wherein the comparator is adapted to compare, during a first clock phase, between the first latch output signal and between a second latch output signal and in response to the comparison selectively generate an error signal.Type: ApplicationFiled: August 3, 2006Publication date: December 24, 2009Applicant: Freescale Semiconductor, Inc.Inventors: Michael Priel, Dan Kuzmin, Eitan Zmora
-
Patent number: 7620760Abstract: A device that includes: a first bus, connected between a first logic and a first circuit; a group of second buses connected between the first logic and between multiple non-high impedance circuit access logics associated with multiple circuits; wherein each circuit access logic is adapted to: (i) provide to the first logic, a circuit write value during a circuit writing period and during an idle period that follows the circuit writing period and ends when another circuit is allowed to write; and (ii) provide a default value when another circuit is allowed to write; and wherein the first logic is adapted to alter a state of the first bus in response to a change between two consecutive circuit write values.Type: GrantFiled: February 7, 2005Date of Patent: November 17, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Kostantin Godin, Moshe Anschel, Yacov Efrat, Leonid Rabinovich, Noam Sivan, Eitan Zmora, Ziv Zamsky
-
Publication number: 20080250372Abstract: A method for analyzing an design of an integrated circuit, the method includes defining possible timings of signals to be provided to the integrated circuit and calculating hold violations; characterized by including a stage of determining relationships between clock events and corresponding data/control events that ideally precede the clock events, in response to the possible timing of signals; and determining hold parameters in response to the relationships. A computer readable medium having stored thereon a set of instructions, the set of instructions, when executed by a processor, cause the processor to define at least one internal delay of a designed component, characterized by causing the processor to define a cell that is characterized by multiple hold times and multiple setup values for a certain clock skew value.Type: ApplicationFiled: September 7, 2005Publication date: October 9, 2008Applicant: Freescale Semiconductor, Inc.Inventors: Michael Priel, Dan Kuzmin, Anton Rozen, Eitan Zmora
-
Publication number: 20080140894Abstract: A device that includes: a first bus, connected between a first logic and a first circuit; a group of second buses connected between the first logic and between multiple non-high impedance circuit access logics associated with multiple circuits; wherein each circuit access logic is adapted to: (i) provide to the first logic, a circuit write value during a circuit writing period and during an idle period that follows the circuit writing period and ends when another circuit is allowed to write; and (ii) provide a default value when another circuit is allowed to write; and wherein the first logic is adapted to alter a state of the first bus in response to a change between two consecutive circuit write values.Type: ApplicationFiled: February 7, 2005Publication date: June 12, 2008Applicant: Freescale Semiconductor, IncInventors: Kostantin Godin, Mosche Anschel, Yacov Efrat, Leonid Rabinovich, Noam Sivan, Eitan Zmora, Ziv Zamsky
-
Patent number: 6035372Abstract: A microprocessor has RAS and CAS outputs for exclusive coupling, via a bus, to RAS and CAS inputs of a private DRAM. The microprocessor has a DRAM Control Register having at least one bit which is set to designate whether the DRAM is private to the microprocessor, a read circuit which reads the one bit and determines whether the bit is set, and a control logic circuit coupled to the read circuit for controlling functions of the microprocessor according to whether the DRAM is private to it.Type: GrantFiled: April 23, 1998Date of Patent: March 7, 2000Assignee: Motorola, Inc.Inventors: David Galanti, Eitan Zmora, Avner Goren
-
Patent number: 5887179Abstract: An apparatus (12) and method (80, 120) is described for reducing power consumption in a system (10) having subsystems (34). A controller (40, 40', 40") detects the occurrence of a repetitive operation (62). The subsystems (34, 38) or a power down controller (39) detect (86, 128), whether a subset (60i) of the subsystems (34) is or is not participating in the repetitive operation (62). This preferably occurs during the first iteration (661-662) of the repetitive operation (62). Power controls (36) in or coupled to (39) the subsystems (34), reduce the power consumption of this subset (60i) of the subsystems (34) until the repetitive operation (62) is completed (642), whereupon power thereto is restored (114, 190). In the event of an interrupt (643-644), the subset (60i) is maintained (142) or returned (172) to full power operation until the interrupt (643-644) is finished (144, 174) and the repetitive operation resumes (644-642).Type: GrantFiled: June 11, 1996Date of Patent: March 23, 1999Assignee: Motorola, Inc.Inventors: Dror Halahmi, Eitan Zmora, Chen Goldenberg
-
Patent number: 5845098Abstract: Subsystems (12-20) are coupled by a bus (44) which includes higher order address lines (62, 64) and lower order address lines (60). One or more subsystems (20) has an address connection (202) for receiving lower order addresses (76') identifying an address space (INT) within this subsystem (20). This connection (202) is coupled to the higher order address lines (62, 64) of the bus (44). An address generator (22) provides subsystem select (CS) addresses and lower order (INT) addresses. A control means (24) coupled between the address generator (22) and the bus (44), uses the subsystem select (CS) addresses to dynamically couple the lower order (INT) addresses from the address generator (22) to the higher order bus lines (62, 64) when the subsystem select (CS) address is for the chosen subsystem (20). This reduces the number of subsystems (12-20) coupled to the lower order bus lines (60) and helps equalize bus (44) loading.Type: GrantFiled: June 24, 1996Date of Patent: December 1, 1998Assignee: Motorola Inc.Inventors: David Galanti, Eitan Zmora, Natan Baron, Kevin Kloker
-
Patent number: 5748071Abstract: A system rapidly dynamic values (B) on a bus (12) to a programmable but thereafter fixed reference value (C). The system includes first leads (33) coupled to a comparison means (35), second leads (13) coupled to the bus (12) and third leads (34, 36) coupled to sources of potential (GND, VCC) related to logical HIGH and LOW of the fixed reference value (C). The leads (33, 13, 34, 36) are coupled in one or more programmable connection cell (32). Connections (471) or disconnections (461) are made between the leads (33, 13, 34, 36) so that the dynamic values (B) and the appropriate logical HIGH and logical LOW values are presented to the correct inputs of the comparison means (35). The programmable connections cells (32) invert the reference value (C) to (C) for coupling to the comparator (35). The system replaces a level of conventional decode logic (16) by the programmable interconnections (47), thereby reducing delay time, using fewer devices and occupying less circuit area.Type: GrantFiled: November 12, 1996Date of Patent: May 5, 1998Assignee: Motorola, Inc.Inventors: Yair Orbach, Eitan Zmora, Dror Halahmi