Patents by Inventor Eldad Bar-Lev
Eldad Bar-Lev has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11508663Abstract: Aspects of the disclosure provide a printed circuit board (PCB) system that includes an integrated circuit (IC) package, a first PCB and a PCB module. The IC package has a package substrate and an IC chip that is coupled to a top surface of the package substrate. The first PCB is configured to electrically couple with first contact structures that are disposed on a bottom surface of the package substrate. The PCB module includes a second PCB and one or more electronic components electrically coupled to the second PCB. The PCB module is configured to electrically couple with second contact structures that are disposed on the top surface of the package substrate.Type: GrantFiled: January 29, 2019Date of Patent: November 22, 2022Assignee: MARVELL ISRAEL (M.I.S.L) LTD.Inventors: Dan Azeroual, Eldad Bar-Lev
-
Publication number: 20190244903Abstract: Aspects of the disclosure provide a printed circuit board (PCB) system that includes an integrated circuit (IC) package, a first PCB and a PCB module. The IC package has a package substrate and an IC chip that is coupled to a top surface of the package substrate. The first PCB is configured to electrically couple with first contact structures that are disposed on a bottom surface of the package substrate. The PCB module includes a second PCB and one or more electronic components electrically coupled to the second PCB. The PCB module is configured to electrically couple with second contact structures that are disposed on the top surface of the package substrate.Type: ApplicationFiled: January 29, 2019Publication date: August 8, 2019Applicant: MARVELL ISRAEL (M.I.S.L) LTD.Inventors: Dan Azeroual, Eldad Bar-Lev
-
Publication number: 20190051587Abstract: Aspects of the disclosure provide an integrated circuit (IC) package. The IC package includes a package substrate configured to have a first surface and a second surface that is opposite to the first surface. An IC chip is interconnected with the package substrate. The IC package includes a first plurality of contact structures disposed on the first surface to electrically couple the IC package (e.g., a first plurality of input/output (I/O) pads on the IC chip) to traces on a printed circuit board (PCB). The IC package includes a second plurality of contact structures disposed on the second surface. The second plurality of contact structures is configured to electrically couple the IC package (e.g., a second plurality of I/O pads on the IC chip) to another device via a connective structure that is independent of the PCB.Type: ApplicationFiled: July 31, 2018Publication date: February 14, 2019Applicant: MARVELL ISRAEL (M.I.S.L) LTD.Inventors: Dan AZEROUAL, Eldad BAR-LEV
-
Patent number: 9864713Abstract: A method includes receiving a group of logic signals to be sampled at a common sampling timing. Individual time delays, which individually align each of the logic signals to the common sampling timing, are selected for the respective logic signals in the group. Each of the logic signals is delayed by the respective selected individual time delay, and the entire group of the delayed logic signals is sampled at the common sampling timing.Type: GrantFiled: December 3, 2015Date of Patent: January 9, 2018Assignee: MARVELL ISRAEL (M.I.S.L.) LTD.Inventors: Ofer Benjamin, Eldad Bar-Lev
-
Patent number: 9565762Abstract: Aspects of the disclosure provide a printed circuit board (PCB) structure. The PCB structure includes a plurality of dielectric layers including an outer layer, a second layer disposed immediately below the outer layer, at least one first power plane disposed on at least one first internal layer of the PCB structure, and at least one first ground plane disposed on at least one second internal layer of the PCB structure. The PCB structure further includes an array of buried vias passing through at least the second layer configured to respectively connect power pads disposed on the second layer to the at least one first power plane and to connect ground pads disposed on the second layer to the at least one first ground plane.Type: GrantFiled: December 4, 2014Date of Patent: February 7, 2017Assignee: Marvell Israel (M.I.S.L) Ltd.Inventors: Dan Azeroual, Eldad Bar-Lev
-
Patent number: 9385712Abstract: Some of the embodiments of the present disclosure provide a method including: communicating, by a first pin of an integrated circuit, with a device over a communication link, wherein the first pin is associated with a first impedance; selecting a plurality of impedance values for the first impedance; for ones of the plurality of impedance values, (i) transmitting a corresponding digital signal from the first pin over the communication link and (ii) generating a corresponding signal eye opening for the corresponding digital signal, such that a plurality of signal eye openings corresponding to a plurality of digitals signals for the corresponding plurality of impedance values are generated; comparing the plurality of signal eye openings; selecting a first impedance value of the plurality of impedance values; and transmitting signals over the communication link, with the first impedance being tuned to the first impedance value.Type: GrantFiled: July 27, 2015Date of Patent: July 5, 2016Assignee: Marvell Israel (M.I.S.L) Ltd.Inventors: Eldad Bar-Lev, Ofer Benjamin
-
Publication number: 20160162426Abstract: A method includes receiving a group of logic signals to be sampled at a common sampling timing. Individual time delays, which individually align each of the logic signals to the common sampling timing, are selected for the respective logic signals in the group. Each of the logic signals is delayed by the respective selected individual time delay, and the entire group of the delayed logic signals is sampled at the common sampling timing.Type: ApplicationFiled: December 3, 2015Publication date: June 9, 2016Inventors: Ofer Benjamin, Eldad Bar-Lev
-
Patent number: 9158330Abstract: Methods and apparatuses for processing systems capable of compensating for data skew are disclosed. An example apparatus can include delay circuitry that includes a plurality of delay devices each being individually adjustable to produce an individual delay for each data line with each data line including branches of different lengths leading to different memory devices, and memory control circuitry coupled to the delay circuitry and configured to determine, for each data line, an individual delay based on an optimized critical window, the optimized critical window being based on multiple chip select signals.Type: GrantFiled: November 15, 2012Date of Patent: October 13, 2015Assignee: Marvell Israel (M.I.S.L) LTD.Inventors: Eldad Bar-Lev, Aaron Landau
-
Patent number: 9094000Abstract: Some of the embodiments of the present disclosure provide an integrated circuit communicating with a device over a multi-pin parallel bus, the integrated circuit comprising: at least a first pin and a second pin to communicate with the device over the multi-pin parallel bus; and an impedance tuning module disposed in the integrated circuit and configured to tune an impedance value of a first impedance associated the first pin separately from tuning an impedance value of a second impedance associated with the second pin.Type: GrantFiled: January 7, 2013Date of Patent: July 28, 2015Assignee: Marvell Israel (M.I.S.L) Ltd.Inventors: Eldad Bar-Lev, Ofer Benjamin
-
Patent number: 8982644Abstract: Aspects of the disclosure provide an integrated circuit (IC) that includes a processing unit and a signal-terminal matching circuitry. The processing unit is configured to communicate with an external memory device through conductive couplings that electrically couple terminals of an IC external interface respectively with terminals of the external memory device. The external memory device is disposed on a circuit substrate separate from the IC. The signal-terminal matching circuitry is configured to match memory control signals to the terminals of the IC external interface based on the external memory device.Type: GrantFiled: February 20, 2013Date of Patent: March 17, 2015Assignee: Marvell Israel (M.I.S.L.) Ltd.Inventor: Eldad Bar-Lev
-
Parallel synchronous bus with non-uniform spaced conductive traces for providing equalized crosstalk
Patent number: 8933761Abstract: Systems and methods are provided a circuit interconnect. In one embodiment of the disclosure, the circuit interconnect includes a dielectric layer. A parallel synchronous bus is disposed on the dielectric layer. The parallel synchronous bus includes at least four conductive traces. The conductive traces are non-uniformly spaced from one another along a portion of the bus where the conductive traces are physically aligned in parallel so that crosstalk interference among the conductive traces is equalized across the conductive traces.Type: GrantFiled: January 25, 2012Date of Patent: January 13, 2015Assignee: Marvell Israel (M.I.S.L.) Ltd.Inventor: Eldad Bar-Lev -
Publication number: 20120193134Abstract: Systems and methods are provided a circuit interconnect. In one embodiment of the disclosure, the circuit interconnect includes a dielectric layer. A parallel synchronous bus is disposed on the dielectric layer. The parallel synchronous bus includes at least four conductive traces. The conductive traces are non-uniformly spaced from one another along a portion of the bus where the conductive traces are physically aligned in parallel so that crosstalk interference among the conductive traces is equalized across the conductive traces.Type: ApplicationFiled: January 25, 2012Publication date: August 2, 2012Inventor: Eldad Bar-Lev