Patents by Inventor Eli Sterin
Eli Sterin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9413491Abstract: A system and method for multiple dimensional encoding of a message, the method may include repeating, for each data unit that belongs to the message the stages of: (a) receiving by a processor the data unit; (b) executing by the processor, for each dimension of a plurality of dimensions of the multiple dimension, the stages of: (b.1) restoring a last state of an encoder during an encoding process of a packet that comprises the data unit, wherein the encoding process corresponds to the dimension; (b.2) encoding the data unit by the encoder in correspondence to the dimension to provide an updated state of the encoder; and (b.3) storing the updated state of the encoder as a last state of the encoder; wherein the updated state of the encoder following the encoding of all data units of the message represents redundancy bits; and (c) adding the redundancy bits to the message to provide a multiple dimensional encoded message.Type: GrantFiled: November 30, 2015Date of Patent: August 9, 2016Assignee: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.Inventor: Eli Sterin
-
Patent number: 8850297Abstract: A system and method for using a cyclic redundancy check (CRC) to evaluate error corrections. A set of data and initial CRC values associated therewith may be received. The set of data by changing a sub-set of the data may be corrected. Intermediate CRC values may be computed for the entire uncorrected set of data in parallel with said correcting. Supplemental CRC values may be computed for only the sub-set of changed data after said correcting. The intermediate and supplemental CRC values may be combined to generate CRC values for the entire corrected set of data. The validity of the corrected set of data may be evaluated by comparing the combined CRC values with the initial CRC values.Type: GrantFiled: December 27, 2013Date of Patent: September 30, 2014Assignee: Densbits Technologies Ltd.Inventors: Avi Steiner, Erez Sabbag, Avigdor Segal, Ilan Bar, Eli Sterin
-
Patent number: 8621321Abstract: A system and method for using a cyclic redundancy check (CRC) to evaluate error corrections. A set of data and initial CRC values associated therewith may be received. The set of data by changing a sub-set of the data may be corrected. Intermediate CRC values may be computed for the entire uncorrected set of data in parallel with said correcting. Supplemental CRC values may be computed for only the sub-set of changed data after said correcting. The intermediate and supplemental CRC values may be combined to generate CRC values for the entire corrected set of data. The validity of the corrected set of data may be evaluated by comparing the combined CRC values with the initial CRC values.Type: GrantFiled: June 28, 2011Date of Patent: December 31, 2013Assignee: Densbits Technologies Ltd.Inventors: Avi Steiner, Erez Sabbag, Avigdor Segal, Ilan Bar, Eli Sterin
-
Patent number: 8607128Abstract: A low power Chien searching method employing Chien search circuitry comprising at least two hardware components that compute at least two corresponding bits comprising a Chien search output, the method comprising activating only a subset of the hardware components thereby to compute only a subset of the bits of the Chien search output; and activating hardware components other than those in the subset of hardware components, to compute additional bits of the Chien search output other than the bits in the subset of bits, only if a criterion on the subset of the bits of the Chien search output is satisfied.Type: GrantFiled: September 17, 2008Date of Patent: December 10, 2013Assignee: Densbits Technologies Ltd.Inventors: Hanan Weingarten, Eli Sterin, Ofir Avraham Kanter, Michael Katz
-
Patent number: 8510639Abstract: A system and method for decoding multi-dimensional encoded data. A set of multi-dimensional encoded data may be received encoding each input bit in a set of input bits by multiple different component codes in multiple different encoding dimensions. The multi-dimensional data may potentially have errors. A map may be used to locate each set of intersection bits that encode the same input bit by multiple unsolved component codes. The unsolved component codes may be decoded using one or a plurality of tested error correction hypotheses that yields a decoding success, where each hypothesis correcting a different set of intersection bits for a different input bit. The successful hypothesis may be applied for correcting the multi-dimensional encoded data.Type: GrantFiled: June 28, 2011Date of Patent: August 13, 2013Assignee: Densbits Technologies Ltd.Inventors: Avi Steiner, Erez Sabbag, Avigdor Segal, Ilan Bar, Eli Sterin
-
Patent number: 8468431Abstract: A system and method is provided for decoding a set of bits using a plurality of hypotheses, for example, each independently tested on-the-fly. Initial bit states and associated reliability metrics may be received for the set of bits. A current hypothesis may be decoded for correcting the set of bits, wherein the current hypothesis defines different bit states and associated reliability metrics for the set of bits. If decoding the current hypothesis is not successful, a subsequently ordered hypothesis may be decoded, wherein the hypotheses are ordered such that their associated reliability metric is a monotonically non-decreasing sequence. Decoding may proceed iteratively until the current hypothesis is successful.Type: GrantFiled: June 28, 2011Date of Patent: June 18, 2013Assignee: Densbits Technologies Ltd.Inventors: Avi Steiner, Erez Sabbag, Avigdor Segal, Ilan Bar, Eli Sterin
-
Patent number: 8276051Abstract: Chien search apparatus operative to evaluate an error locator polynomial having a known rank and including a sequence of terms for each element in a finite field whose elements correspond respectively to bits in each of a stream of data blocks to be decoded, the apparatus comprising a sequence of functional units each operative to compute a corresponding term in the sequence of terms included in the error locator polynomial, each term having a degree; and a power saving unit operative to de-activate at least one individual functional unit from among the sequence of functional units, the individual functional unit being operative, when active, to compute a term whose degree exceeds the rank.Type: GrantFiled: September 17, 2008Date of Patent: September 25, 2012Assignee: Densbits Technologies Ltd.Inventors: Hanan Weingarten, Eli Sterin, Ofir Avraham Kanter
-
Publication number: 20120005560Abstract: A system and method is provided for decoding a set of bits using a plurality of hypotheses, for example, each independently tested on-the-fly. Initial bit states and associated reliability metrics may be received for the set of bits. A current hypothesis may be decoded for correcting the set of bits, wherein the current hypothesis defines different bit states and associated reliability metrics for the set of bits. If decoding the current hypothesis is not successful, a subsequently ordered hypothesis may be decoded, wherein the hypotheses are ordered such that their associated reliability metric is a monotonically non-decreasing sequence. Decoding may proceed iteratively until the current hypothesis is successful.Type: ApplicationFiled: June 28, 2011Publication date: January 5, 2012Inventors: Avi STEINER, Erez SABBAG, Avigdor Segal, Ilan Bar, Eli Sterin
-
Publication number: 20120001778Abstract: A system and method for decoding multi-dimensional encoded data. A set of multi-dimensional encoded data may be received encoding each input bit in a set of input bits by multiple different component codes in multiple different encoding dimensions. The multi-dimensional data may potentially have errors. A map may be used to locate each set of intersection bits that encode the same input bit by multiple unsolved component codes. The unsolved component codes may be decoded using one or a plurality of tested error correction hypotheses that yields a decoding success, where each hypothesis correcting a different set of intersection bits for a different input bit. The successful hypothesis may be applied for correcting the multi-dimensional encoded data.Type: ApplicationFiled: June 28, 2011Publication date: January 5, 2012Inventors: Avi STEINER, Erez SABBAG, Avigdor SEGAL, Ilan BAR, Eli STERIN
-
Publication number: 20120005554Abstract: A system and method for using a cyclic redundancy check (CRC) to evaluate error corrections. A set of data and initial CRC values associated therewith may be received. The set of data by changing a sub-set of the data may be corrected. Intermediate CRC values may be computed for the entire uncorrected set of data in parallel with said correcting. Supplemental CRC values may be computed for only the sub-set of changed data after said correcting. The intermediate and supplemental CRC values may be combined to generate CRC values for the entire corrected set of data. The validity of the corrected set of data may be evaluated by comparing the combined CRC values with the initial CRC values.Type: ApplicationFiled: June 28, 2011Publication date: January 5, 2012Inventors: Avi STEINER, Erez SABBAG, Avigdor SEGAL, Ilan BAR, Eli STERIN
-
Publication number: 20100131831Abstract: A low power Chien searching method employing Chien search circuitry comprising at least two hardware components that compute at least two corresponding bits comprising a Chien search output, the method comprising activating only a subset of the hardware components thereby to compute only a subset of the bits of the Chien search output; and activating hardware components other than those in the subset of hardware components, to compute additional bits of the Chien search output other than the bits in the subset of bits, only if a criterion on the subset of the bits of the Chien search output is satisfied.Type: ApplicationFiled: September 17, 2008Publication date: May 27, 2010Inventors: Hanan Weingarten, Eli Sterin, Ofir Avraham Kanter, Michael Katz
-
Publication number: 20100058146Abstract: Chien search apparatus operative to evaluate an error locator polynomial having a known rank and including a sequence of terms for each element in a finite field whose elements correspond respectively to bits in each of a stream of data blocks to be decoded, the apparatus comprising a sequence of functional units each operative to compute a corresponding term in the sequence of terms included in the error locator polynomial, each term having a degree; and a power saving unit operative to de-activate at least one individual functional unit from among the sequence of functional units, the individual functional unit being operative, when active, to compute a term whose degree exceeds the rank.Type: ApplicationFiled: September 17, 2008Publication date: March 4, 2010Inventors: Hanan Weingarten, Eli Sterin, Ofir Avraham Kanter
-
Patent number: 7552366Abstract: Apparatus, systems, methods, and articles may operate to move an output phase of a clock phase adjustment device associated with a master clock through a plurality of phase shifts relative to a phase of the master clock. A data integrity test may be performed on a serial data receive circuit clocked using an output phase of the clock phase adjustment device following each one of the plurality of phase shifts.Type: GrantFiled: June 30, 2005Date of Patent: June 23, 2009Assignee: Intel CorporationInventors: Ofir Kanter, Eran Peleg, Ehud Shoor, Eli Sterin
-
Patent number: 7395363Abstract: Symbols are prepared for transmission by representing each bit of the symbols by a cluster of consecutive bits, identical to the bit, in a transmission bit sequence. The transmission bit sequence is transmitted at a particular bit rate. A reception bit sequence of received bits is received at the particular bit rate, and the reception bit sequence is identical to the transmission bit sequence in the absence of errors. The symbols are reconstructed from the reception bit sequence of received bits by identifying boundaries of clusters of received bits in the reception bit sequence and selecting an inner bit of each of the clusters of received bits as a bit of a reconstructed symbol. The boundary identification involves comparing neighboring received bits. The transmission of the transmission bit sequence and reception of the reception bit sequence may conform to the Peripheral Components Interconnect (PCI) Express Specifications.Type: GrantFiled: September 9, 2004Date of Patent: July 1, 2008Assignee: Intel CorporationInventor: Eli Sterin
-
Publication number: 20070018703Abstract: Apparatus, systems, methods, and articles may operate to move an output phase of a clock phase adjustment device associated with a master clock through a plurality of phase shifts relative to a phase of the master clock. A data integrity test may be performed on a serial data receive circuit clocked using an output phase of the clock phase adjustment device following each one of the plurality of phase shifts.Type: ApplicationFiled: June 30, 2005Publication date: January 25, 2007Inventors: Ofir Kanter, Eran Peleg, Ehud Shoor, Eli Sterin
-
Publication number: 20060050707Abstract: Symbols are prepared for transmission by representing each bit of the symbols by a cluster of consecutive bits, identical to the bit, in a transmission bit sequence. The transmission bit sequence is transmitted at a particular bit rate. A reception bit sequence of received bits is received at the particular bit rate, and the reception bit sequence is identical to the transmission bit sequence in the absence of errors. The symbols are reconstructed from the reception bit sequence of received bits by identifying boundaries of clusters of received bits in the reception bit sequence and selecting an inner bit of each of the clusters of received bits as a bit of a reconstructed symbol. The boundary identification involves comparing neighboring received bits. The transmission of the transmission bit sequence and reception of the reception bit sequence may conform to the Peripheral Components Interconnect (PCI) Express Specifications.Type: ApplicationFiled: September 9, 2004Publication date: March 9, 2006Inventor: Eli Sterin
-
Publication number: 20050086456Abstract: Various embodiments in the invention relate to storing information in a memory to load a plurality of configuration registers of an electronic device, where the information includes a plurality of configuration register data and corresponding configuration register address information. Thus, the configuration register data may be loaded to various configuration registers selected according to the configuration register address information. Moreover, during testing it is possible to identify configuration registers which reset to a default data value equal to desired data for achieving a desired device configuration prior to being loaded. Then, the configuration register data and address information for loading those identified registers can be removed from the memory, and the memory size can be reduced by a size necessary to hold the removed configuration register data and address information.Type: ApplicationFiled: September 29, 2003Publication date: April 21, 2005Inventors: Yaron Elboim, Gilad Shmueli, Eli Sterin