Patents by Inventor Elio D'Ambrosio
Elio D'Ambrosio has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7995365Abstract: Described herein are a method and apparatuses for providing DDR memory access. In one embodiment, an apparatus includes a data storage unit to store and synchronize a plurality of data line signals with a clock signal. The apparatus includes a selector unit that receives the plurality of data line signals and selects two data line signals. The apparatus also includes a double data rate (DDR) output unit that receives the two data line signals from the selector unit and generates a DDR data line signal having a time period substantially one half of a clock time period of the clock signal. The apparatus also includes an input/output (I/O) pad coupled to and locally positioned with respect to the DDR output unit. The data storage unit, the selector unit, and the DDR output unit in combination form an I/O buffer which is locally coupled to the I/O pad.Type: GrantFiled: May 1, 2009Date of Patent: August 9, 2011Assignee: Micron Technology, Inc.Inventors: Elio D'Ambrosio, Ciro Chiacchio, Dionisio Minopoli
-
Patent number: 7057416Abstract: An input buffer is discussed that inhibits semiconductor breakdown of thin gate-oxide transistors in low-voltage integrated circuits. One aspect of the input buffer includes an input stage having a gate, a drain, and a source. The gate of the input stage is receptive to an inhibiting signal, and the drain is receptive to an input signal. The input stage inhibits the input signal from being presented at the source of the input stage when the inhibiting signal is at a predetermined level. The input buffer further includes an output stage having an inverter that includes a first connection and a second connection. The first connection couples to the source of the input stage, and the second connection presents the input signal to a low-voltage flash memory device.Type: GrantFiled: December 3, 2004Date of Patent: June 6, 2006Assignee: Micron Technology, Inc.Inventors: Giulio-Giuseppe Marotta, Elio D'Ambrosio
-
Publication number: 20060077078Abstract: A command user interface with via mask programmability includes a decoder with transistors selectively coupleable to one of an input or its complement. This is accomplished in one way by making vias in an appropriate location to allow interconnection of the appropriate contact and the gate of the transistor.Type: ApplicationFiled: November 29, 2005Publication date: April 13, 2006Inventors: Pasquale Pistilli, Elio D'Ambrosio
-
Patent number: 7028135Abstract: A multiple partition memory array has a command user interface for each partition, and a logic interface. The logic interface receives signals from each of the command user interfaces to restrict executable commands in the command user interfaces to those commands that will not tax the system given the current status of each of the command user interfaces.Type: GrantFiled: August 28, 2002Date of Patent: April 11, 2006Assignee: Micron Technology, Inc.Inventors: Pietro Piersimoni, Pasquale Pistilli, Elio D'Ambrosio
-
Patent number: 6981237Abstract: A command user interface with via mask programmability includes a decoder with transistors selectively coupleable to one of an input or its complement. This is accomplished in one way by making vias in an appropriate location to allow interconnection of the appropriate contact and the gate of the transistor.Type: GrantFiled: November 7, 2003Date of Patent: December 27, 2005Assignee: Micron Technology, Inc.Inventors: Pasquale Pistilli, Elio D'Ambrosio
-
Publication number: 20050280072Abstract: Embodiments of the present invention include an interface circuit to put an integrated circuit into a test mode and a decoder to decode one or more commands provided to the integrated circuit. The decoder includes sub-circuits, and each sub-circuit has a number of transistors coupled in series. The transistors coupled in series have control gates coupled to a clock signal or one of several inverted or non-inverted command signals representing a command. The control gates in each sub-circuit are coupled such that a unique pattern of the clock signal and the command signals will switch on all of the transistors to decode the command. Each sub-circuit is capable of decoding a single command. The sub-circuits have ratioed logic with more n-channel transistors than p-channel transistors. The decoder may be fabricated with a flexible placement of vias.Type: ApplicationFiled: August 31, 2005Publication date: December 22, 2005Inventors: Giovanni Naso, Elio D'Ambrosio
-
Patent number: 6977410Abstract: Embodiments of the present invention include an interface circuit to put an integrated circuit into a test mode and a decoder to decode one or more commands provided to the integrated circuit. The decoder includes sub-circuits, and each sub-circuit has a number of transistors coupled in series. The transistors coupled in series have control gates coupled to a clock signal or one of several inverted or non-inverted command signals representing a command. The control gates in each sub-circuit are coupled such that a unique pattern of the clock signal and the command signals will switch on all of the transistors to decode the command. Each sub-circuit is capable of decoding a single command. The sub-circuits have ratioed logic with more n-channel transistors than p-channel transistors. The decoder may be fabricated with a flexible placement of vias.Type: GrantFiled: June 30, 2004Date of Patent: December 20, 2005Assignee: Micron Technology, Inc.Inventors: Giovanni Naso, Elio D'Ambrosio
-
Patent number: 6949957Abstract: A command user interface with via mask programmability includes a decoder with transistors selectively coupleable to one of an input or its complement. This is accomplished in one way by making vias in an appropriate location to allow interconnection of the appropriate contact and the gate of the transistor.Type: GrantFiled: November 7, 2003Date of Patent: September 27, 2005Assignee: Micron Technology, Inc.Inventors: Pasquale Pistilli, Elio D'Ambrosio
-
Patent number: 6940310Abstract: An input buffer is discussed that inhibits semiconductor breakdown of thin gate-oxide transistors in low-voltage integrated circuits. One aspect of the input buffer includes an input stage having a gate, a drain, and a source. The gate of the input stage is receptive to an inhibiting signal, and the drain is receptive to an input signal. The input stage inhibits the input signal from being presented at the source of the input stage when the inhibiting signal is at a predetermined level. The input buffer further includes an output stage having an inverter that includes a first connection and a second connection. The first connection couples to the source of the input stage, and the second connection presents the input signal to a low-voltage flash memory device.Type: GrantFiled: September 29, 2003Date of Patent: September 6, 2005Assignee: Micron Technology, Inc.Inventors: Giulio-Giuseppe Marotta, Elio D'Ambrosio
-
Patent number: 6920626Abstract: A command user interface with via mask programmability includes a decoder with transistors selectively coupleable to one of an input or its complement. This is accomplished in one way by making vias in an appropriate location to allow interconnection of the appropriate contact and the gate of the transistor.Type: GrantFiled: November 7, 2003Date of Patent: July 19, 2005Assignee: Micron Technology, Inc.Inventors: Pasquale Pistilli, Elio D'Ambrosio
-
Publication number: 20050077920Abstract: An input buffer is discussed that inhibits semiconductor breakdown of thin gate-oxide transistors in low-voltage integrated circuits. One aspect of the input buffer includes an input stage having a gate, a drain, and a source. The gate of the input stage is receptive to an inhibiting signal, and the drain is receptive to an input signal. The input stage inhibits the input signal from being presented at the source of the input stage when the inhibiting signal is at a predetermined level. The input buffer further includes an output stage having an inverter that includes a first connection and a second connection. The first connection couples to the source of the input stage, and the second connection presents the input signal to a low-voltage flash memory device.Type: ApplicationFiled: December 3, 2004Publication date: April 14, 2005Inventors: Giulio-Giuseppe Marotta, Elio D'Ambrosio
-
Publication number: 20040246773Abstract: Embodiments of the present invention include an interface circuit to put an integrated circuit into a test mode and a decoder to decode one or more commands provided to the integrated circuit. The decoder includes sub-circuits, and each sub-circuit has a number of transistors coupled in series. The transistors coupled in series have control gates coupled to a clock signal or one of several inverted or non-inverted command signals representing a command. The control gates in each sub-circuit are coupled such that a unique pattern of the clock signal and the command signals will switch on all of the transistors to decode the command. Each sub-circuit is capable of decoding a single command. The sub-circuits have ratioed logic with more n-channel transistors than p-channel transistors. The decoder may be fabricated with a flexible placement of vias.Type: ApplicationFiled: June 30, 2004Publication date: December 9, 2004Applicant: Micron Technology, Inc.Inventors: Giovanni Naso, Elio D'Ambrosio
-
Patent number: 6785162Abstract: Embodiments of the present invention include an interface circuit to put an integrated circuit into a test mode and a decoder to decode one or more commands provided to the integrated circuit. The decoder includes sub-circuits, and each sub-circuit has a number of transistors coupled in series. The transistors coupled in series have control gates coupled to a clock signal or one of several inverted or non-inverted command signals representing a command. The control gates in each sub-circuit are coupled such that a unique pattern of the clock signal and the command signals will switch on all of the transistors to decode the command. Each sub-circuit is capable of decoding a single command. The sub-circuits have ratioed logic with more n-channel transistors than p-channel transistors. The decoder may be fabricated with a flexible placement of vias.Type: GrantFiled: July 10, 2002Date of Patent: August 31, 2004Assignee: Micron Technology, Inc.Inventors: Giovanni Naso, Elio D'Ambrosio
-
Patent number: 6757872Abstract: A command user interface with via mask programmability includes a decoder with transistors selectively coupleable to one of an input or its complement. This is accomplished in one way by making vias in an appropriate location to allow interconnection of the appropriate contact and the gate of the transistor.Type: GrantFiled: January 15, 2002Date of Patent: June 29, 2004Assignee: Micron Technology, Inc.Inventors: Pasquale Pistilli, Elio D'Ambrosio
-
Publication number: 20040098700Abstract: A command user interface with via mask programmability includes a decoder with transistors selectively coupleable to one of an input or its complement. This is accomplished in one way by making vias in an appropriate location to allow interconnection of the appropriate contact and the gate of the transistor.Type: ApplicationFiled: November 7, 2003Publication date: May 20, 2004Applicant: Micron Technology, Inc.Inventors: Pasquale Pistilli, Elio D'Ambrosio
-
Publication number: 20040090244Abstract: A command user interface with via mask programmability includes a decoder with transistors selectively coupleable to one of an input or its complement. This is accomplished in one way by making vias in an appropriate location to allow interconnection of the appropriate contact and the gate of the transistor.Type: ApplicationFiled: November 7, 2003Publication date: May 13, 2004Applicant: Micron Technology, Inc.Inventors: Pasquale Pistilli, Elio D'Ambrosio
-
Publication number: 20040093579Abstract: A command user interface with via mask programmability includes a decoder with transistors selectively coupleable to one of an input or its complement. This is accomplished in one way by making vias in an appropriate location to allow interconnection of the appropriate contact and the gate of the transistor.Type: ApplicationFiled: November 7, 2003Publication date: May 13, 2004Applicant: Micron Technology, Inc.Inventors: Pasquale Pistilli, Elio D'Ambrosio
-
Publication number: 20040071033Abstract: An input buffer is discussed that inhibits semiconductor breakdown of thin gate-oxide transistors in low-voltage integrated circuits. One aspect of the input buffer includes an input stage having a gate, a drain, and a source. The gate of the input stage is receptive to an inhibiting signal, and the drain is receptive to an input signal. The input stage inhibits the input signal from being presented at the source of the input stage when the inhibiting signal is at a predetermined level. The input buffer further includes an output stage having an inverter that includes a first connection and a second connection. The first connection couples to the source of the input stage, and the second connection presents the input signal to a low-voltage flash memory device.Type: ApplicationFiled: September 29, 2003Publication date: April 15, 2004Applicant: Micron Technology, Inc.Inventors: Giulio-Giuseppe Marotta, Elio D'Ambrosio
-
Patent number: 6628142Abstract: An input buffer is discussed that inhibits semiconductor breakdown of thin gate-oxide transistors in low-voltage integrated circuits. One aspect of the input buffer includes an input stage having a gate, a drain, and a source. The gate of the input stage is receptive to an inhibiting signal, and the drain is receptive to an input signal. The input stage inhibits the input signal from being presented at the source of the input stage when the inhibiting signal is at a predetermined level. The input buffer further includes an output stage having an inverter that includes a first connection and a second connection. The first connection couples to the source of the input stage, and the second connection presents the input signal to a low-voltage flash memory device.Type: GrantFiled: August 30, 2000Date of Patent: September 30, 2003Assignee: Micron Technology, Inc.Inventors: Giulio-Giuseppe Marotta, Elio D'Ambrosio
-
Publication number: 20030062938Abstract: A multiple partition memory array has a command user interface for each partition, and a logic interface. The logic interface receives signals from each of the command user interfaces to restrict executable commands in the command user interfaces to those commands that will not tax the system given the current status of each of the command user interfaces.Type: ApplicationFiled: August 28, 2002Publication date: April 3, 2003Inventors: Pietro Piersimoni, Pasquale Pistilli, Elio D'Ambrosio