Patents by Inventor Elizabeth Glass
Elizabeth Glass has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9214337Abstract: A semiconductor device and methods for manufacturing the same are disclosed. The semiconductor device includes a semiconductor stack structure attached to a wafer handle having at least one aperture that extends through the wafer handle to an exposed portion of the semiconductor stack structure. A thermally conductive and electrically resistive polymer substantially fills the at least one aperture and contacts the exposed portion of the semiconductor stack structure. One method for manufacturing the semiconductor device includes forming patterned apertures in the wafer handle to expose a portion of the semiconductor stack structure. The patterned apertures may or may not be aligned with sections of RF circuitry making up the semiconductor stack structure. A following step includes contacting the exposed portion of the semiconductor stack structure with a polymer and substantially filling the patterned apertures with the polymer, wherein the polymer is thermally conductive and electrically resistive.Type: GrantFiled: April 24, 2014Date of Patent: December 15, 2015Assignee: RF Micro Devices, Inc.Inventors: Michael Carroll, Julio Costa, Daniel Charles Kerr, Don Willis, Elizabeth Glass
-
Patent number: 9184049Abstract: A semiconductor device and methods for manufacturing the same are disclosed. The semiconductor device includes a semiconductor stack structure attached to a wafer handle having at least one aperture that extends through the wafer handle to an exposed portion of the semiconductor stack structure. A thermally conductive and electrically resistive polymer substantially fills the at least one aperture and contacts the exposed portion of the semiconductor stack structure. One method for manufacturing the semiconductor device includes forming patterned apertures in the wafer handle to expose a portion of the semiconductor stack structure. The patterned apertures may or may not be aligned with sections of RF circuitry making up the semiconductor stack structure. A following step includes contacting the exposed portion of the semiconductor stack structure with a polymer and substantially filling the patterned apertures with the polymer, wherein the polymer is thermally conductive and electrically resistive.Type: GrantFiled: April 24, 2014Date of Patent: November 10, 2015Assignee: RF Micro Devices, Inc.Inventors: Michael Carroll, Julio Costa, Daniel Charles Kerr, Don Willis, Elizabeth Glass
-
Publication number: 20140306324Abstract: A semiconductor device and methods for manufacturing the same are disclosed. The semiconductor device includes a semiconductor stack structure having a first surface and a second surface. A polymer substrate having a high thermal conductivity and a high electrical resistivity is disposed onto the first surface of the semiconductor stack structure. One method includes providing the semiconductor stack structure with the first surface in direct contact with a wafer handle. A next step involves removing the wafer handle to expose the first surface of the semiconductor stack structure. A following step includes disposing a polymer substrate having high thermal conductivity and high electrical resistivity directly onto the first surface of the semiconductor stack structure.Type: ApplicationFiled: June 26, 2014Publication date: October 16, 2014Inventors: Julio Costa, Michael Carroll, Daniel Charles Kerr, Don Willis, Elizabeth Glass
-
Publication number: 20140252566Abstract: A semiconductor device and methods for manufacturing the same are disclosed. The semiconductor device includes a semiconductor stack structure having a first surface and a second surface. A first polymer having a high thermal conductivity and a high electrical resistivity is disposed on the first surface of the semiconductor stack structure. An exemplary method includes providing the semiconductor stack structure with the second surface in direct contact with a wafer handle. A next step involves removing the wafer handle to expose the second surface of the semiconductor stack structure. A following step includes disposing a second polymer having high thermal conductivity and high electrical resistivity directly onto the second surface of the semiconductor stack structure. Additional methods apply silicon nitride layers on the first surface and second surface of the semiconductor stack structure before disposing the first polymer and second polymer to realize the semiconductor device.Type: ApplicationFiled: April 24, 2014Publication date: September 11, 2014Applicant: RF Micro Devices, Inc.Inventors: Daniel Charles Kerr, Julio Costa, Michael Carroll, Don Willis, Elizabeth Glass
-
Publication number: 20140252567Abstract: A semiconductor device and methods for manufacturing the same are disclosed. The semiconductor device includes a semiconductor stack structure attached to a wafer handle having at least one aperture that extends through the wafer handle to an exposed portion of the semiconductor stack structure. A thermally conductive and electrically resistive polymer substantially fills the at least one aperture and contacts the exposed portion of the semiconductor stack structure. One method for manufacturing the semiconductor device includes forming patterned apertures in the wafer handle to expose a portion of the semiconductor stack structure. The patterned apertures may or may not be aligned with sections of RF circuitry making up the semiconductor stack structure. A following step includes contacting the exposed portion of the semiconductor stack structure with a polymer and substantially filling the patterned apertures with the polymer, wherein the polymer is thermally conductive and electrically resistive.Type: ApplicationFiled: April 24, 2014Publication date: September 11, 2014Applicant: RF Micro Devices, Inc.Inventors: Michael Carroll, Julio Costa, Daniel Charles Kerr, Don Willis, Elizabeth Glass
-
Patent number: 8359671Abstract: A pairing and indexing system for a garment pair. The pairing and indexing system includes a garment pair and a fastener. The garment pair has at least one characteristic. The fastener is attached to the garment pair, replaceably attaches the garment pair to each other for pairing so as to prevent loss of either of the garment pair due to separation from one another, an inconsistent pairing of the garment pair of a similar type, etc., and has at least one attribute. Each of the at least one attribute of the fastener has a predetermined correlation to a respective one of the at least one characteristic of the garment pair.Type: GrantFiled: June 29, 2010Date of Patent: January 29, 2013Inventors: Elizabeth Glass, Richard L. Miller
-
Publication number: 20070138507Abstract: A method of fabricating an enhancement mode semiconductor device comprises providing a compound semiconductor substrate, epitaxially growing on the substrate a first portion of a buffer, the first portion including gallium arsenide (GaAs), growing a second portion of the buffer, the second portion including a high V/III ratio and high aluminum (Al) mole fraction aluminum gallium arsenide (AlGaAs), and epitaxially growing a stack of compound semiconductor layers on the buffer. An enhancement mode semiconductor device is then formed in the stack.Type: ApplicationFiled: December 16, 2005Publication date: June 21, 2007Inventors: Elizabeth Glass, Olin Hartin, Haldane Henry, Philippe Jamet, Lisa Zhang, Michael Pelczynski
-
Publication number: 20060257846Abstract: A method of assaying for animals having a high innate immunity level by assessing the total white blood cell count of the mammal or at least one of the mammal's parents and/or the acute phase protein level of the mammal or at least one of its parents. Alternatively, genetic markers indicative of these values may be used. The values obtained are compared to equivalent measurements from other mammals of the same breed. Values higher than mean equivalent measurements from mammals of the same breed indicate a high innate immunity level which is associated with a high performance.Type: ApplicationFiled: February 16, 2004Publication date: November 16, 2006Inventors: Stephen Bishop, Elizabeth Glass
-
Publication number: 20060217078Abstract: Methods and apparatus are provided for RF switches (504, 612) integrated in a monolithic RF transceiver IC (500) and switched gain amplifier (600). Multi-gate n-channel enhancement mode FETs (50, 112, 114, Q1-3, Q4-6) are used with single gate FETs (150), resistors (Rb, Rg, Re, R1-R17) and capacitors (C1-C3) formed by the same manufacturing process. The multiple gates (68) of the FETs (50, 112, 114, Q1-3, Q4-6) are parallel coupled, spaced-apart and serially arranged between source (72) and drain (76). When used in pairs (112, 114) to form a switch (504) for a transceiver (500) each FET has its source (74) coupled to an antenna RF I/O port (116, 501) and drains coupled respectively to second and third RF I/O ports (118, 120; 507, 521) leading to the receiver side (530) or transmitter side (532) of the transceiver (500). The gates (136, 138) are coupled to control ports (122, 124; 503, 505; 606, 608).Type: ApplicationFiled: March 28, 2005Publication date: September 28, 2006Inventors: Elizabeth Glass, Olin Hartin, Ngai Lau, Neil Tracht
-
Publication number: 20060214238Abstract: Methods and apparatus are provided for RF switches (100, 200). In a preferred embodiment, the apparatus comprises one or more multi-gate n-channel enhancement mode FET transistors (50, 112, 114). When used in pairs (112, 114) each has its source (74, 133) coupled to a first common RF I/O port (116) and drains coupled respectively to second and third RF I/O ports (118, 120), and gates (136, 138), coupled respectively to first and second control terminals (122, 124). The multi-gate regions (66, 68) of the FETs (50) are parallel coupled, spaced-apart and serially arranged between source (72) and drain (76). Lightly doped n-regions (Ldd, Lds) are provided serially arranged between the spaced-apart multi-gate regions (66, 68), the lightly doped n-regions (Ldd, Lds) being separated by more heavily doped n-regions (84).Type: ApplicationFiled: March 28, 2005Publication date: September 28, 2006Inventors: Elizabeth Glass, Olin Hartin, Neil Tracht
-
Patent number: 6589089Abstract: A self-righting floatation seat for an infant that includes a body holding the infant and a harness detachably attached to the body. The body includes a lower portion receiving the infant, a handle extending upwardly from the lower portion, and a canopy detachably attached to the handle and the lower portion by a pair of quick disconnect clips and shields the head of the infant. The lower portion has an inner floor so configured so as to allow the infant to be in a reclining position, is separated from the lower portion by floatation foam, and has a plurality of perches extending upwardly therefrom to which the harness is attached. The lower portion has a pair drain holes in which a pair of check valves are disposed. The harness is a five-point harness including a pair of shoulder straps, a crotch strap, and a pair of waist straps.Type: GrantFiled: October 19, 2001Date of Patent: July 8, 2003Inventors: Elizabeth Glass, James Mandato