Patents by Inventor Elliot A. Sowadsky
Elliot A. Sowadsky has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8204367Abstract: A method for transitioning a video system is disclosed. The method generally includes a first step for (A) executing in a processing circuit a standby code stored in a nonvolatile memory while the video system is in an off state, the off state defining a low power configuration for the processing circuit and a power off condition for the video system, the standby code being responsive to a plurality of wake up conditions to wake up the video system. In a second step, the method may (B) store an application code in a volatile memory while in the off state, the application code configured to operate the video system while in an on state of the video system. The method generally includes a third step for (C) transitioning from the off state to the on state upon detection of at least one of the wake up conditions. A step for (D) executing in the processing circuit the application code while in the on state to decode video may also exist in the method.Type: GrantFiled: February 7, 2011Date of Patent: June 19, 2012Assignee: LSI CorporationInventors: Ho-Ming Leung, Elliot Sowadsky, Suryanaryana M. Potharaju, Peter G. Panagas, Jr.
-
Publication number: 20110123172Abstract: A method for transitioning a video system is disclosed. The method generally includes a first step for (A) executing in a processing circuit a standby code stored in a nonvolatile memory while the video system is in an off state, the off state defining a low power configuration for the processing circuit and a power off condition for the video system, the standby code being responsive to a plurality of wake up conditions to wake up the video system. In a second step, the method may (B) store an application code in a volatile memory while in the off state, the application code configured to operate the video system while in an on state of the video system. The method generally includes a third step for (C) transitioning from the off state to the on state upon detection of at least one of the wake up conditions. A step for (D) executing in the processing circuit the application code while in the on state to decode video may also exist in the method.Type: ApplicationFiled: February 7, 2011Publication date: May 26, 2011Inventors: Ho-Ming Leung, Elliot Sowadsky, Suryanaryana M. Potharaju, Peter G. Panagas, JR.
-
Patent number: 7899303Abstract: A method for transitioning a video system is disclosed. The method generally includes a first step for (A) executing in a processing circuit a standby code stored in a nonvolatile memory while the video system is in an off state, the off state defining a low power configuration for the processing circuit and a power off condition for the video system, the standby code being responsive to a plurality of wake up conditions to wake up the video system. In a second step, the method may (B) store an application code in a volatile memory while in the off state, the application code configured to operate the video system while in an on state of the video system. The method generally includes a third step for (C) transitioning from the off state to the on state upon detection of at least one of the wake up conditions. A step for (D) executing in the processing circuit the application code while in the on state to decode video may also exist in the method.Type: GrantFiled: August 2, 2006Date of Patent: March 1, 2011Assignee: LSI CorporationInventors: Ho-Ming Leung, Elliot Sowadsky, Suryanaryana M. Potharaju, Peter G. Panagas, Jr.
-
Patent number: 7822121Abstract: An apparatus comprising a video decoder, a video memory and a global motion circuit. The video decoder may be configured to generate a decoded video signal in response to a coded video signal. The video memory may be connected to the video decoder. The global motion circuit may be configured within the video decoder circuit. The global motion circuit may be configured to (i) receive one or more warp points and (ii) generate one or more warping addresses presented directly to the video memory.Type: GrantFiled: March 17, 2005Date of Patent: October 26, 2010Assignee: LSI CorporationInventors: Kasturiranga Rangam, Elliot Sowadsky, Ho-Ming Leung
-
Publication number: 20080085124Abstract: An apparatus comprising a first circuit and a second circuit. The first circuit may be configured to present a transport stream having (i) audio/video data, (ii) video presentation time stamps, and (iii) audio presentation time stamps. The second circuit may have one or more phase locked loop circuits and a control circuit. The control circuit may. be configured to synchronize the playback of the audio/video data by adjusting a fractional divider of one or more of the phase locked loop circuits.Type: ApplicationFiled: October 10, 2006Publication date: April 10, 2008Inventors: Ho-Ming Leung, Elliot Sowadsky
-
Publication number: 20080031588Abstract: A method for transitioning a video system is disclosed. The method generally includes a first step for (A) executing in a processing circuit a standby code stored in a nonvolatile memory while the video system is in an off state, the off state defining a low power configuration for the processing circuit and a power off condition for the video system, the standby code being responsive to a plurality of wake up conditions to wake up the video system. In a second step, the method may (B) store an application code in a volatile memory while in the off state, the application code configured to operate the video system while in an on state of the video system. The method generally includes a third step for (C) transitioning from the off state to the on state upon detection of at least one of the wake up conditions. A step for (D) executing in the processing circuit the application code while in the on state to decode video may also exist in the method.Type: ApplicationFiled: August 2, 2006Publication date: February 7, 2008Inventors: Ho-Ming Leung, Elliot Sowadsky, Suryanaryana M. Potharaju, Peter G. Panagas
-
Patent number: 7327172Abstract: An apparatus comprising a phase lock loop circuit and a control circuit. The phase lock loop circuit configured to generate an output signal having a first frequency in response to (i) an input signal having a second frequency, (ii) a first divider value and (iii) a second divider value. The second divider value may control spread spectrum modulation of the phase lock loop circuit. The control circuit configured to generate the second divider value in response to (i) the output signal and (ii) a programmable control signal.Type: GrantFiled: June 27, 2005Date of Patent: February 5, 2008Assignee: LSI CorporationInventors: Ho-Ming Leung, Elliot Sowadsky, Eric Hung
-
Publication number: 20060290391Abstract: An apparatus comprising a phase lock loop circuit and a control circuit. The phase lock loop circuit may be configured to generate an output signal having a first frequency in response to (i) an input signal having a second frequency, (ii) a first divider value and (iii) a second divider value. The second divider value may control spread spectrum modulation of the phase lock loop circuit. The control circuit may be configured to generate the second divider value in response to (i) the output signal and (ii) a programmable control signal.Type: ApplicationFiled: June 27, 2005Publication date: December 28, 2006Inventors: Ho-Ming Leung, Elliot Sowadsky, Eric Hung
-
Publication number: 20060209958Abstract: An apparatus comprising a video decoder, a video memory and a global motion circuit. The video decoder may be configured to generate a decoded video signal in response to a coded video signal. The video memory may be connected to the video decoder. The global motion circuit may be configured within the video decoder circuit. The global motion circuit may be configured to (i) receive one or more warp points and (ii) generate one or more warping addresses presented directly to the video memory.Type: ApplicationFiled: March 17, 2005Publication date: September 21, 2006Inventors: Kasturiranga Rangam, Elliot Sowadsky, Ho-Ming Leung
-
Patent number: 6195745Abstract: The existing execution units of a high-performance processor are augmented by tile addition of a supplemental integer execution unit, termed the Add/Move Unit (AMU), which performs select adds and moves in parallel and out-of-order with respect to the other execution units. At small incremental cost, AMU enables better use of the expensive limited resources of an existing Address Preparation unit (AP), which handles linear and physical address generation for memory operand references, control transfers, and page crosses. AMU removes data dependencies and thereby increases the available instruction level parallelism. The increased instruction level parallelism is readily exploited by the processor's ability to perform out-of-order and speculative execution, and performance is enhanced as a result.Type: GrantFiled: May 18, 1998Date of Patent: February 27, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Elliot A. Sowadsky, Larry Widigen, David L. Puziol, Korbin S. Van Dyke
-
Patent number: 5923579Abstract: A three-input comparator, where one of the inputs is an implicit constant, is formed with a special carry-save adder (CSA) followed by carry propagation circuitry. The special CSA uses two different bit cells depending upon whether that bit position in the constant input is a one or a zero. The three-input comparator can be modified to be a three-input adder by using a full carry-propagate adder (CPA). By taking into account a priori restrictions on the possible input operands, these arithmetic circuits are smaller and more efficient than conventional adders and comparators, which must be designed to deal with all possible input operands.Type: GrantFiled: February 22, 1995Date of Patent: July 13, 1999Assignee: Advanced Micro Devices, Inc.Inventors: Larry Widigen, Elliot A. Sowadsky
-
Patent number: 5919256Abstract: A structure for, and a method of operating, an operand cache to store operands retrieved from a memory. An instruction requiring an operand stored in the memory, is allowed to speculatively execute in an execution unit of a processor using an operand stored in an entry (corresponding to the address of the instruction) of the operand cache. When the actual operand is later retrieved from the memory it is compared to the cached operand used for speculative execution. If the cached and actual operands are unequal then the speculatively executed instruction and all subsequent instructions are aborted and the processor resumes execution at the address of the instruction that was speculatively executed.Type: GrantFiled: March 26, 1996Date of Patent: July 6, 1999Assignee: Advanced Micro Devices, Inc.Inventors: Larry Widigen, Elliot A. Sowadsky
-
Patent number: 5822786Abstract: Dedicated parallel comparators perform expand up or expand down segment limit checks for memory accesses. A first three-input comparator has as inputs the complement of the segment limit, the effective address of the first byte of the access, and an configurable third input. For expand up segments, the configurable third input is set to one less than the memory access size. A carry out of the first comparator is generated, and thereby a limit fault indicated, if the address of the last byte of the access exceeds the segment limit. For expand down segments, the configurable third input is set to zero. In this case, the lack of a carry out of the first comparator indicates that the address of the first byte of the access exceeds the segment limit. For expand down segments a parallel second two-input comparator is also used. The second comparator has as inputs the effective address and a hybrid second input. A least significant portion of the hybrid input is set to one less than the memory access size.Type: GrantFiled: November 14, 1994Date of Patent: October 13, 1998Assignee: Advanced Micro Devices, Inc.Inventors: Larry Widigen, Elliot A. Sowadsky
-
Patent number: 5802339Abstract: The existing execution units of a high-performance processor are augmented by the addition of a supplemental integer execution unit, termed the Add/Move Unit (AMU), which performs select adds and moves in parallel and out-of-order with respect to the other execution units. At small incremental cost, AMU enables better use of the expensive limited resources of an existing Address Preparation unit (AP), which handles linear and physical address generation for memory operand references, control transfers, and page crosses. AMU removes data dependencies and thereby increases the available instruction level parallelism. The increased instruction level parallelism is readily exploited by the processor's ability to perform out-of-order and speculative execution, and performance is enhanced as a result.Type: GrantFiled: February 14, 1997Date of Patent: September 1, 1998Assignee: Advanced Micro DevicesInventors: Elliot A. Sowadsky, Larry Widigen, David L. Puziol, Korbin S. Van Dyke
-
Patent number: 5699279Abstract: A first two-input adder computes the sum of one wider and one narrower input by combining a conventional adder for the low-order bits with an incrementer and selection logic for the high-order bits. A second three-input adder computes the sum of one wider and two narrower inputs in a similar way: the low-order bits are computed with a conventional carry save adder (CSA) followed by a carry propagate adder (CPA), while the high-order bits are computed with an incrementer and selection logic. The first and second circuits are combined to form a third arithmetic circuit that takes four input operands, the first of which is wider than the other three, and speculatively computes two results: (1) the sum of the first and second input operands; and (2) the sum of the first, third, and fourth input operands. This combined circuit contains all of the elements of the first two circuits, but shares a single incrementer. A degenerate case of the third circuit occurs when the second and third inputs are common.Type: GrantFiled: May 13, 1996Date of Patent: December 16, 1997Assignee: Advanced Micro Devices, Inc.Inventors: Larry Widigen, Elliot A. Sowadsky
-
Patent number: 5675758Abstract: The existing execution units of a high-performance processor are augmented by the addition of a supplemental integer execution unit, termed the Add/Move Unit (AMU), which performs select adds and moves in parallel and out-of-order with respect to the other execution units. At small incremental cost, AMU enables better use of the expensive limited resources of an existing Address Preparation unit (AP), which handles linear and physical address generation for memory operand references, control transfers, and page crosses. AMU removes data dependencies and thereby increases the available instruction level parallelism. The increased instruction level parallelism is readily exploited by the processor's ability to perform out-of-order and speculative execution, and performance is enhanced as a result.Type: GrantFiled: November 15, 1994Date of Patent: October 7, 1997Assignee: Advanced Micro Devices, Inc.Inventors: Elliot A. Sowadsky, Larry Widigen, David L. Puziol, Korbin S. Van Dyke
-
Patent number: 5590351Abstract: An execution unit performs multiple sequential instruction pointer updates and segment limit checks within a cycle. The updates and checks are carried out in a high-performance pipelined processor that speculatively executes variable length instructions. A disclosed embodiment of the execution unit includes Next EIP (Extended Instruction Pointer) selection logic, Current EIP selection logic, an EIP History RAM, a Dual EIP Adder, a CS Limit check adder, limit checking combinational logic, and a limit fault History RAM.Type: GrantFiled: January 21, 1994Date of Patent: December 31, 1996Assignee: Advanced Micro Devices, Inc.Inventors: Elliot A. Sowadsky, Larry Widigen, David L. Puziol, Korbin S. Van Dyke
-
Patent number: 5517440Abstract: A first two-input adder computes the sum of one wider and one narrower input by combining a conventional adder for the low-order bits with an incrementer and selection logic for the high-order bits. A second three-input adder computes the sum of one wider and two narrower inputs in a similar way: the low-order bits are computed with a conventional carry save adder (CSA) followed by a carry propagate adder (CPA), while the high-order bits are computed with an incrementer and selection logic. The first and second circuits are combined to form a third arithmetic circuit that takes four input operands, the first of which is wider than the other three, and speculatively computes two results: (1) the sum of the first and second input operands; and (2) the sum of the first, third, and fourth input operands. This combined circuit contains all of the elements of the first two circuits, but shares a single incrementer. A degenerate case of the third circuit occurs when the second and third inputs are common.Type: GrantFiled: May 2, 1995Date of Patent: May 14, 1996Assignee: NexGen, Inc.Inventors: Larry Widigen, Elliot A. Sowadsky
-
Patent number: 5418736Abstract: A first two-input adder computes the sum of one wider and one narrower input by combining a conventional adder for the low-order bits with an incrementer and selection logic for the high-order bits. A second three-input adder computes the sum of one wider and two narrower inputs in a similar way: the low-order bits are computed with a conventional carry save adder (CSA) followed by a carry propagate adder (CPA), while the high-order bits are computed with an incrementer and selection logic. The first and second circuits are combined to form a third arithmetic circuit that takes four input operands, the first of which is wider than the other three, and speculatively computes two results: (1) the sum of the first and second input operands; and (2) the sum of the first, third, and fourth input operands. This combined circuit contains all of the elements of the first two circuits, but shares a single incrementer. A degenerate case of the third circuit occurs when the second and third inputs are common.Type: GrantFiled: March 11, 1994Date of Patent: May 23, 1995Assignee: NexGen, Inc.Inventors: Larry Widigen, Elliot A. Sowadsky
-
Patent number: 5394351Abstract: A three-input comparator, where one of the inputs is an implicit constant, is formed with a special carry-save adder (CSA) followed by carry propagation circuitry. The special CSA uses two different bit cells depending upon whether that bit position in the constant input is a one or a zero. The three-input comparator can be modified to be a three-input adder by using a full carry-propagate adder (CPA). By taking into account a priori restrictions on the possible input operands, these arithmetic circuits are smaller and more efficient than conventional adders and comparators, which must be designed to deal with all possible input operands.Type: GrantFiled: March 11, 1994Date of Patent: February 28, 1995Assignee: NexGen, Inc.Inventors: Larry Widigen, Elliot A. Sowadsky