Patents by Inventor Elliott Pflughaupt
Elliott Pflughaupt has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8445998Abstract: A semiconductor package includes a lead structure upon which a semiconductor die is mounted with at least some portion of at least some of the leads extending to, at, or across an axis or axis of the package to militate against thermally induced growth of the package and the reduce or minimize strain within the package and reliability issue associated therewith.Type: GrantFiled: February 24, 2010Date of Patent: May 21, 2013Assignee: Intersil Americas Inc.Inventors: Young-Gon Kim, Nikhil Vishwanath Kelkar, Louis Elliott Pflughaupt
-
Patent number: 7714415Abstract: A semiconductor package includes a lead structure upon which a semiconductor die is mounted with at least some portion of at least some of the leads extending to, at, or across an axis or axis of the package to militate against thermally induced growth of the package and the reduce or minimize strain within the package and reliability issuse associated therewith.Type: GrantFiled: June 15, 2006Date of Patent: May 11, 2010Assignee: Intersil Americas, Inc.Inventors: Young-Gon Kim, Nikhil Vishwanath Kelkar, Louis Elliott Pflughaupt
-
Patent number: 7335995Abstract: A microelectronic assembly and a fabrication method are provided which includes a microelectronic element such as a chip or element of a package. A plurality of surface-mountable contacts are arranged in an array exposed at a major surface of the microelectronic element. One or more passive elements, e.g., a resistor, inductor, capacitor, or combination of the same are mounted to the microelectronic element, with an inner terminal of the passive element conductively mounted to an exposed surface of one contact and an outer terminal displaced vertically from the major surface of the microelectronic element.Type: GrantFiled: February 22, 2005Date of Patent: February 26, 2008Assignee: Tessera, Inc.Inventors: L. Elliott Pflughaupt, David Gibson, Young-Gon Kim, Craig S. Mitchell, Wael Zohni, Ilyas Mohammed
-
Publication number: 20070252247Abstract: A semiconductor package includes a lead structure upon which a semiconductor die is mounted with at least some portion of at least some of the leads extending to, at, or across an axis or axis of the package to militate against thermally induced growth of the package and the reduce or minimize strain within the package and reliability issuse associated therewith.Type: ApplicationFiled: June 15, 2006Publication date: November 1, 2007Inventors: Young-Gon Kim, Nikhil Vishwanath Kelkar, Louis Elliott Pflughaupt
-
Patent number: 6977440Abstract: A stacked chip assembly includes individual units having chips mounted on dielectric layers and traces on the dielectric layers interconnecting the contacts of the chips with terminals disposed in peripheral regions of the dielectric layers. At least some of the traces are multi-branched traces which connect chip select contacts to chip select terminals. The units are stacked one above the other with corresponding terminals of the different units being connected to one another by solder balls or other conductive elements so as to form vertical buses. Prior to stacking, the multi-branched traces of the individual units are selectively connected, as by forming solder bridges, so as to leave chip select contacts of chips in different units connected to different chip select terminals and thereby connect these chips to different vertical buses. The individual units desirably are thin and directly abut one another so as to provide a low-height assembly with good heat transfer from chips within the stack.Type: GrantFiled: June 4, 2003Date of Patent: December 20, 2005Assignee: Tessera, Inc.Inventors: L. Elliott Pflughaupt, David Gibson, Young-Gon Kim, Craig S. Mitchell, Wael Zohni, Ilyas Mohammed
-
Patent number: 6913949Abstract: A stacked chip assembly includes individual units having chips mounted on dielectric layers and traces on the dielectric layers interconnecting the contacts of the chips with terminals disposed in peripheral regions of the dielectric layers. At least some of the traces are multi-branched traces which connect chip select contacts to chip select terminals. The units are stacked one above the other with corresponding terminals of the different units being connected to one another by solder balls or other conductive elements so as to form vertical buses. Prior to stacking, the multi-branched traces of the individual units are selectively interrupted, as by breaking the individual branches, so as to leave chip select contacts of chips in different units connected to different chip select terminals and thereby connect these chips to different vertical buses.Type: GrantFiled: April 28, 2004Date of Patent: July 5, 2005Assignee: Tessera, Inc.Inventors: L. Elliott Pflughaupt, David Gibson, Young-Gon Kim, Craig S. Mitchell
-
Patent number: 6897565Abstract: A stacked chip assembly includes individual units having chips mounted on dielectric layers and traces on the dielectric layers interconnecting the contacts of the chips with terminals disposed in peripheral regions of the dielectric layers. At least some of the traces are multi-branched traces which connect chip select contacts to chip select terminals. The units are stacked one above the other with corresponding terminals of the different units being connected to one another by solder balls or other conductive elements so as to form vertical buses. Prior to stacking, the multi-branched traces of the individual units are selectively interrupted, as by breaking the individual branches, so as to leave chip select contacts of chips in different units connected to different chip select terminals and thereby connect these chips to different vertical buses.Type: GrantFiled: October 9, 2002Date of Patent: May 24, 2005Assignee: Tessera, Inc.Inventors: L. Elliott Pflughaupt, David Gibson, Young-Gon Kim, Craig S. Mitchell
-
Publication number: 20040203190Abstract: A stacked chip assembly includes individual units having chips mounted on dielectric layers and traces on the dielectric layers interconnecting the contacts of the chips with terminals disposed in peripheral regions of the dielectric layers. At least some of the traces are multi-branched traces which connect chip select contacts to chip select terminals. The units are stacked one above the other with corresponding terminals of the different units being connected to one another by solder balls or other conductive elements so as to form vertical buses. Prior to stacking, the multi-branched traces of the individual units are selectively interrupted, as by breaking the individual branches, so as to leave chip select contacts of chips in different units connected to different chip select terminals and thereby connect these chips to different vertical buses.Type: ApplicationFiled: April 28, 2004Publication date: October 14, 2004Applicant: Tessera, Inc.Inventors: L. Elliott Pflughaupt, David Gibson, Young-Gon Kim, Craig S. Mitchell
-
Patent number: 6716671Abstract: A method of making a microelectronic assembly comprises providing a first side assembly juxtaposed with a second side assembly and a first resilient element disposed therebetween. Leads extend between the first side assembly and the second side assembly. A compressive force is applied to the juxtaposed assemblies so as to compress the first resilient element and the compressive force is at least partially released so as to allow the first resilient element to expand, thereby moving one or both of the first side assembly and the second side assembly to deform the leads.Type: GrantFiled: March 19, 2001Date of Patent: April 6, 2004Assignee: Tessera, Inc.Inventors: Mike Warner, Elliott Pflughaupt
-
Publication number: 20040031972Abstract: A stacked chip assembly includes individual units having chips mounted on dielectric layers and traces on the dielectric layers interconnecting the contacts of the chips with terminals disposed in peripheral regions of the dielectric layers. At least some of the traces are multi-branched traces which connect chip select contacts to chip select terminals. The units are stacked one above the other with corresponding terminals of the different units being connected to one another by solder balls or other conductive elements so as to form vertical buses. Prior to stacking, the multi-branched traces of the individual units are selectively connected, as by forming solder bridges, so as to leave chip select contacts of chips in different units connected to different chip select terminals and thereby connect these chips to different vertical buses. The individual units desirably are thin and directly abut one another so as to provide a low-height assembly with good heat transfer from chips within the stack.Type: ApplicationFiled: June 4, 2003Publication date: February 19, 2004Applicant: Tessera, Inc.Inventors: L. Elliott Pflughaupt, David Gibson, Young-Gon Kim, Craig S. Mitchell, Wael Zohni, Ilyas Mohammed
-
Publication number: 20030107118Abstract: A stacked chip assembly includes individual units having chips mounted on dielectric layers and traces on the dielectric layers interconnecting the contacts of the chips with terminals disposed in peripheral regions of the dielectric layers. At least some of the traces are multi-branched traces which connect chip select contacts to chip select terminals. The units are stacked one above the other with corresponding terminals of the different units being connected to one another by solder balls or other conductive elements so as to form vertical buses. Prior to stacking, the multi-branched traces of the individual units are selectively interrupted, as by breaking the individual branches, so as to leave chip select contacts of chips in different units connected to different chip select terminals and thereby connect these chips to different vertical buses.Type: ApplicationFiled: October 9, 2002Publication date: June 12, 2003Applicant: Tessera, Inc.Inventors: L. Elliott Pflughaupt, David Gibson, Young-Gon Kim, Craig S. Mitchell
-
Publication number: 20010049158Abstract: A method of making a microelectronic assembly comprises providing a first side assembly juxtaposed with a second side assembly and a first resilient element disposed therebetween. Leads extend between the first side assembly and the second side assembly. A compressive force is applied to the juxtaposed assemblies so as to compress the first resilient element and the compressive force is at least partially released so as to allow the first resilient element to expand, thereby moving one or both of the first side assembly and the second side assembly to deform the leads.Type: ApplicationFiled: March 19, 2001Publication date: December 6, 2001Inventors: Mike Warner, Elliott Pflughaupt