Patents by Inventor Emre Salman
Emre Salman has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11838402Abstract: A processing unit and a method of operating a processing unit. In an embodiment, the processing unit comprises a SIMON block cipher for transforming plaintext data into encrypted data. A key expansion module generates and outputs one or more encryption keys; and the key expansion module includes a first series of adiabatic registers for holding key generation data values, and for using adiabatic switching to transmit the key generation data values through the first series of adiabatic registers. A round function module receives the plaintext data and the one or more encryption keys, encrypts the plaintext data to generate the encrypted data, and outputs the encrypted data; and the round function module includes a second series of adiabatic registers for holding encryption data, and for using adiabatic switching to transmit the encryption data through the second series of adiabatic registers.Type: GrantFiled: March 13, 2020Date of Patent: December 5, 2023Assignee: The Research Foundation for The State University of New YorkInventors: Emre Salman, Milutin Stanacevic, Yasha Karimi, Tutu Wan, Yuanfei Huang
-
Publication number: 20220158819Abstract: A processing unit and a method of operating a processing unit. In an embodiment, the processing unit comprises a SIMON block cipher for transforming plaintext data into encrypted data. A key expansion module generates and outputs one or more encryption keys; and the key expansion module includes a first series of adiabatic registers for holding key generation data values, and for using adiabatic switching to transmit the key generation data values through the first series of adiabatic registers. A round function module receives the plaintext data and the one or more encryption keys, encrypts the plaintext data to generate the encrypted data, and outputs the encrypted data; and the round function module includes a second series of adiabatic registers for holding encryption data, and for using adiabatic switching to transmit the encryption data through the second series of adiabatic registers.Type: ApplicationFiled: March 13, 2020Publication date: May 19, 2022Applicant: The Research Foundation for The State University of New YorkInventors: Emre SALMAN, Milutin STANACEVIC, Yasha KARIMI, Tutu WAN, Yuanfei HUANG
-
Patent number: 10846581Abstract: Provided is a passive charge recovery logic circuit that includes an electromagnetic field capturing device that harvests ambient electromagnetic energy, with the device including a first end and a second end; a first phase shifter including a first end connected to the first end of the device; a second phase shifter including a first end connected to the second end of the device; a peak detector including a first end connected to the first end of the device; and at least four gates that operate by respective first to fourth power clock signals.Type: GrantFiled: May 4, 2017Date of Patent: November 24, 2020Assignee: The Research Foundation for The State University of New YorkInventors: Emre Salman, Milutin Stanacevic, Tutu Wan, Yasha Karimi
-
Publication number: 20200285925Abstract: Provided is a passive charge recovery logic circuit that includes an electromagnetic field capturing device that harvests ambient electromagnetic energy, with the device including a first end and a second end; a first phase shifter including a first end connected to the first end of the device; a second phase shifter including a first end connected to the second end of the device; a peak detector including a first end connected to the first end of the device; and at least four gates that operate by respective first to fourth power clock signals.Type: ApplicationFiled: May 4, 2017Publication date: September 10, 2020Inventors: Emre SALMAN, Milutin STANACEVIC, Tutu WAN, Yasha KARIMI
-
Patent number: 10338633Abstract: A system for performing slew-driven clock tree synthesis includes pair selection and cost metric definition considering physical distance for efficient sink clustering; slew and skew-aware merging point computation for routing; and slew and insertion slew-aware net splitting.Type: GrantFiled: June 13, 2017Date of Patent: July 2, 2019Assignees: Drexel University, Stony Brook UniversityInventors: Weicheng Liu, Emre Salman, Ahmet Can Sitik, Baris Taskin
-
Publication number: 20170357286Abstract: A system for performing slew-driven clock tree synthesis includes pair selection and cost metric definition considering physical distance for efficient sink clustering; slew and skew-aware merging point computation for routing; and slew and insertion slew-aware net splitting.Type: ApplicationFiled: June 13, 2017Publication date: December 14, 2017Applicants: Drexel University, Stony Brook UniversityInventors: Weicheng Liu, Emre Salman, Ahmet Can Sitik, Baris Taskin
-
Patent number: 7834428Abstract: Apparatus and a method are provided for reducing noise in mixed-signal and digital circuits. One apparatus (200) includes a metal-oxide-semiconductor field-effect transistor (MOSFET) (210). MOSFET (210) includes a doped substrate (2210) with a source formed proximate a substrate tie (2224) and a substrate tie (2250) adjacent substrate (2210). A ground rail (255) is coupled to the source and substrate tie (2224), and a ground rail (285) is coupled to substrate tie (2250). Ground rails (255) and (285) are configured to be coupled to different ground networks (250 and 280). One method includes producing a model of a semiconductor device including a standard semiconductor cell (710). The semiconductor cell is identified as a noise-sensitive or a noise-producing semiconductor cell (720), and the semiconductor cell is replaced with a corresponding noise-aware semiconductor cell (730).Type: GrantFiled: February 28, 2007Date of Patent: November 16, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Radu M. Secareanu, Olin L. Hartin, Emre Salman
-
Patent number: 7774731Abstract: A sequential cell is characterized using interdependent setup/hold time pairs to produce associated clock-to-Q delay values, and then identifying setup/hold time pairs that produce a selected clock-to-Q delay value (e.g., 10% of failure). The identified setup/hold time pairs (or a piecewise linear (PWL) approximation thereof) are then stored in a cell library for use in static timing analysis (STA). During STA, the setup and hold skews calculated for each synchronous circuit are compared with a selected setup/hold time pair stored in the cell library (e.g., a pair having a relatively low hold value). If at least one of the setup and hold skews violates the selected setup/hold time pair, then the remaining identified setup/hold time pairs (or the PWL approximation) are utilized to determine if the synchronous circuit is violates established constraints, and if not, to identify the setup and hold times required to remove the violation.Type: GrantFiled: July 17, 2008Date of Patent: August 10, 2010Assignee: Synopsys, Inc.Inventors: Ali Dasdan, Emre Salman, Feroze P. Taraporevala, Kayhan Kucukcakar
-
Patent number: 7506293Abstract: A sequential cell is characterized using interdependent setup/hold time pairs to produce associated clock-to-Q delay values, and then identifying setup/hold time pairs that produce a selected clock-to-Q delay value (e.g., 10% of failure). The identified setup/hold time pairs (or a piecewise linear (PWL) approximation thereof) are then stored in a cell library for use in static timing analysis (STA). During STA, the setup and hold skews calculated for each synchronous circuit are compared with a selected setup/hold time pair stored in the cell library (e.g., a pair having a relatively low hold value). If at least one of the setup and hold skews violates the selected setup/hold time pair, then the remaining identified setup/hold time pairs (or the PWL approximation) are utilized to determine if the synchronous circuit is violates established constraints, and if not, to identify the setup and hold times required to remove the violation.Type: GrantFiled: March 22, 2006Date of Patent: March 17, 2009Assignee: Synopsys, Inc.Inventors: Ali Dasdan, Emre Salman, Feroze P. Taraporevala, Kayhan Kucukcakar
-
Publication number: 20080295053Abstract: A sequential cell is characterized using interdependent setup/hold time pairs to produce associated clock-to-Q delay values, and then identifying setup/hold time pairs that produce a selected clock-to-Q delay value (e.g., 10% of failure). The identified setup/hold time pairs (or a piecewise linear (PWL) approximation thereof) are then stored in a cell library for use in static timing analysis (STA). During STA, the setup and hold skews calculated for each synchronous circuit are compared with a selected setup/hold time pair stored in the cell library (e.g., a pair having a relatively low hold value). If at least one of the setup and hold skews violates the selected setup/hold time pair, then the remaining identified setup/hold time pairs (or the PWL approximation) are utilized to determine if the synchronous circuit is violates established constraints, and if not, to identify the setup and hold times required to remove the violation.Type: ApplicationFiled: July 17, 2008Publication date: November 27, 2008Applicant: Synopsys, Inc.Inventors: Ali Dasdan, Emre Salman, Feroze P. Taraporevala, Kayhan Kucukcakar
-
Publication number: 20080203494Abstract: Apparatus and a method are provided for reducing noise in mixed-signal and digital circuits. One apparatus (200) includes a metal-oxide-semiconductor field-effect transistor (MOSFET) (210). MOSFET (210) includes a doped substrate (2210) with a source formed proximate a substrate tie (2224) and a substrate tie (2250) adjacent substrate (2210). A ground rail (255) is coupled to the source and substrate tie (2224), and a ground rail (285) is coupled to substrate tie (2250). Ground rails (255) and (285) are configured to be coupled to different ground networks (250 and 280). One method includes producing a model of a semiconductor device including a standard semiconductor cell (710). The semiconductor cell is identified as a noise-sensitive or a noise-producing semiconductor cell (720), and the semiconductor cell is replaced with a corresponding noise-aware semiconductor cell (730).Type: ApplicationFiled: February 28, 2007Publication date: August 28, 2008Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Radu M. Secareanu, Olin L. Hartin, Emre Salman
-
Publication number: 20070226668Abstract: A sequential cell is characterized using interdependent setup/hold time pairs to produce associated clock-to-Q delay values, and then identifying setup/hold time pairs that produce a selected clock-to-Q delay value (e.g., 10% of failure). The identified setup/hold time pairs (or a piecewise linear (PWL) approximation thereof) are then stored in a cell library for use in static timing analysis (STA). During STA, the setup and hold skews selected setup/hold time pair stored in the cell library (e.g., a pair having a relatively low hold value). If at least one of the setup and hold skews violates the selected setup/hold time pair, then the remaining identified setup/hold time pairs (or the PWL approximation) are utilized to determine if the synchronous circuit is violates established constraints, and if not, to identify the setup and hold times required to remove the violation.Type: ApplicationFiled: March 22, 2006Publication date: September 27, 2007Applicant: Synopsys, Inc.Inventors: Ali Dasdan, Emre Salman, Feroze Taraporevala, Kayhan Kucukcakar